mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-11-23 01:01:44 -05:00
- Change SPI clock from 16 CPU cyles/flank to one cycle/flank - Remove separate flank length wait states in the FSM Signed-off-by: Joachim Strömbergson <joachim@assured.se> |
||
|---|---|---|
| .. | ||
| picorv32 | ||
| timer | ||
| tk1 | ||
| touch_sense | ||
| trng | ||
| uart | ||
| uds | ||