mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2024-10-01 01:45:38 -04:00
ec77b15eb8
- Change SPI clock from 16 CPU cyles/flank to one cycle/flank - Remove separate flank length wait states in the FSM Signed-off-by: Joachim Strömbergson <joachim@assured.se> |
||
---|---|---|
.. | ||
application_fpga | ||
boards | ||
production_test |