mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-12-11 06:45:46 -05:00
- Change SPI clock from 16 CPU cyles/flank to one cycle/flank - Remove separate flank length wait states in the FSM Signed-off-by: Joachim Strömbergson <joachim@assured.se> |
||
|---|---|---|
| .. | ||
| application_fpga | ||
| boards | ||
| production_test | ||