mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2024-07-11 22:02:38 +00:00
10 lines
176 B
Markdown
10 lines
176 B
Markdown
uart
|
|
====
|
|
|
|
A simple universal asynchronous receiver/transmitter (UART) core
|
|
implemented in Verilog.
|
|
|
|
|
|
# Status
|
|
The core is completed and has been used in several FPGA designs.
|