Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2024-07-06 11:22:38 +00:00
Code Issues Packages Projects Releases Wiki Activity
e6eaad87dc
tillitis-key/hw/application_fpga/core/uart/README.md
Joachim Strömbergson 715de60f4a Make initial public release
2022-09-19 08:51:11 +02:00

176 B
Raw Blame History

uart

A simple universal asynchronous receiver/transmitter (UART) core implemented in Verilog.

Status

The core is completed and has been used in several FPGA designs.