A simple universal asynchronous receiver/transmitter (UART) core implemented in Verilog.
The core is completed and has been used in several FPGA designs.