Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2025-08-09 15:12:11 -04:00
Code Issues Projects Releases Packages Wiki Activity
573 commits 30 branches 22 tags 32 MiB
Commit graph

2 commits

Author SHA1 Message Date
Jonas Thörnblad
dd4e970446
fpga: Introduce CTS signals for UART 
Add incoming and outgoing CTS (Clear To Send) signals for the FPGA to
let the CH552 and FPGA signal each other that it is OK to send UART
data. The CTS signals indicate "OK to send" if high. If an incoming
CTS signal goes low, the receiver of that signal should immediatly
stop sending UART data.
 2025-02-06 16:20:35 +01:00
Jonas Thörnblad
3cd902f792
Add top level testbench for application_fpga_sim.v 2024-11-28 16:10:00 +01:00