Change UDS address to three bits to match input port connection 'addr'

Signed-off-by: Joachim Strömbergson <joachim@assured.se>
This commit is contained in:
Joachim Strömbergson 2024-03-19 13:57:17 +01:00 committed by Michael Cardell Widerkrantz
parent bbde62d3f5
commit f364b523cf
No known key found for this signature in database
GPG key ID: D3DB3DDF57E704E5
2 changed files with 8 additions and 17 deletions

View file

@ -115,7 +115,7 @@ module application_fpga(
/* verilator lint_off UNOPTFLAT */
reg uds_cs;
/* verilator lint_on UNOPTFLAT */
reg [7 : 0] uds_address;
reg [2 : 0] uds_address;
wire [31 : 0] uds_read_data;
wire uds_ready;
@ -404,7 +404,7 @@ module application_fpga(
timer_write_data = cpu_wdata;
uds_cs = 1'h0;
uds_address = cpu_addr[9 : 2];
uds_address = cpu_addr[4 : 2];
uart_cs = 1'h0;
uart_we = |cpu_wstrb;