2014-12-18 17:45:36 -05:00
|
|
|
#include "util/constants.h"
|
|
|
|
|
2014-12-02 19:10:06 -05:00
|
|
|
#ifndef DEVICE_CONFIGURATION
|
|
|
|
#define DEVICE_CONFIGURATION
|
|
|
|
|
2019-02-08 07:18:49 -05:00
|
|
|
// Version info
|
|
|
|
#define MAJ_VERSION 0x01
|
|
|
|
#define MIN_VERSION 0x00
|
|
|
|
|
2014-12-02 19:10:06 -05:00
|
|
|
// CPU settings
|
2018-12-27 14:24:21 -05:00
|
|
|
#define TARGET_CPU m1284p
|
2019-01-01 14:34:02 -05:00
|
|
|
#define F_CPU 20000000UL
|
2014-12-02 19:10:06 -05:00
|
|
|
#define FREQUENCY_CORRECTION 0
|
|
|
|
|
2019-01-04 10:13:29 -05:00
|
|
|
// Voltage references
|
|
|
|
// TODO: Determine best defaults
|
2019-02-08 07:18:49 -05:00
|
|
|
#define CONFIG_ADC_REF 128
|
2019-01-29 15:58:35 -05:00
|
|
|
#define CONFIG_DAC_REF 128
|
2019-01-04 10:13:29 -05:00
|
|
|
|
2019-01-12 09:12:51 -05:00
|
|
|
// TODO: Change this back to default
|
|
|
|
//#define CONFIG_LED_INTENSITY 192
|
2019-02-08 07:18:49 -05:00
|
|
|
#define CONFIG_LED_INTENSITY 37
|
2019-01-12 10:30:26 -05:00
|
|
|
#define CONFIG_COM_LED_TIMEOUT_MS 40
|
|
|
|
#define CONFIG_LED_UPDATE_INTERVAL_MS 40
|
2019-01-12 09:12:51 -05:00
|
|
|
|
2019-01-04 10:13:29 -05:00
|
|
|
// Demodulator settings
|
2018-04-24 09:34:50 -04:00
|
|
|
#define OPEN_SQUELCH true
|
2014-12-18 17:45:36 -05:00
|
|
|
|
2014-12-02 19:10:06 -05:00
|
|
|
// Serial settings
|
2014-12-18 17:45:36 -05:00
|
|
|
#define SERIAL_DEBUG false
|
|
|
|
#define TX_MAXWAIT 2UL
|
2019-01-29 14:43:46 -05:00
|
|
|
#define CONFIG_QUEUE_SIZE 6000 // TODO: Optimise this by saving ram other places, add SD queue
|
2019-01-08 14:56:58 -05:00
|
|
|
#define CONFIG_QUEUE_MAX_LENGTH 15
|
2019-02-04 11:02:19 -05:00
|
|
|
#define CONFIG_UART0_BUFFER_SIZE 1536 // TODO: Tune this, what is actually required?
|
|
|
|
#define CONFIG_UART1_BUFFER_SIZE 128
|
2019-01-08 16:24:29 -05:00
|
|
|
#define CONFIG_SERIAL_TIMEOUT_MS 10
|
2019-01-12 10:30:26 -05:00
|
|
|
#define CONFIG_BENCHMARK_MODE false
|
2014-12-02 19:10:06 -05:00
|
|
|
|
2018-12-29 09:57:49 -05:00
|
|
|
// CSMA Settings
|
2019-01-05 07:47:46 -05:00
|
|
|
#define CONFIG_FULL_DUPLEX false // TODO: Actually implement fdx
|
2019-02-08 07:18:49 -05:00
|
|
|
#define CONFIG_CSMA_P_DEFAULT 255
|
|
|
|
#define CONFIG_CSMA_SLOTTIME_DEFAULT 20
|
2018-12-29 09:57:49 -05:00
|
|
|
|
2019-01-08 14:56:58 -05:00
|
|
|
#define AX25_MIN_FRAME_LEN 1
|
2019-02-07 12:36:40 -05:00
|
|
|
#define AX25_MAX_FRAME_LEN 611
|
|
|
|
// TODO: increase back to 576
|
|
|
|
#define AX25_MAX_PAYLOAD 576
|
2019-01-08 14:56:58 -05:00
|
|
|
|
2018-12-29 18:32:19 -05:00
|
|
|
// Packet settings
|
|
|
|
#define CONFIG_PASSALL false
|
|
|
|
|
2014-12-02 19:10:06 -05:00
|
|
|
// Port settings
|
2018-12-27 14:24:21 -05:00
|
|
|
#if TARGET_CPU == m1284p
|
2019-01-27 14:25:11 -05:00
|
|
|
#define ADC_PORT PORTA
|
|
|
|
#define ADC_DDR DDRA
|
|
|
|
|
|
|
|
#define DAC_PORT PORTC
|
|
|
|
#define DAC_DDR DDRC
|
|
|
|
|
|
|
|
#define VREF_PORT PORTD
|
|
|
|
#define VREF_DDR DDRD
|
|
|
|
|
|
|
|
#define LED_PORT PORTB
|
|
|
|
#define LED_DDR DDRB
|
|
|
|
|
|
|
|
#define PTT_DDR DDRD
|
|
|
|
#define PTT_PORT PORTD
|
|
|
|
#define PTT_PIN 5
|
|
|
|
#define PTT_NEG_PIN 4
|
|
|
|
|
|
|
|
#define SPI_PORT PORTB
|
|
|
|
#define SPI_DDR DDRB
|
|
|
|
#define SPI_MOSI 5
|
|
|
|
#define SPI_MISO 6
|
|
|
|
#define SPI_CLK 7
|
|
|
|
|
|
|
|
#define SD_CS_DDR DDRA
|
|
|
|
#define SD_CS_PORT PORTA
|
|
|
|
#define SD_CS_PIN 6
|
|
|
|
#define SD_DETECT_DDR DDRA
|
|
|
|
#define SD_DETECT_PORT PORTA
|
|
|
|
#define SD_DETECT_INPUT PINA
|
|
|
|
#define SD_DETECT_PIN 7
|
2019-01-29 10:41:27 -05:00
|
|
|
|
|
|
|
#define BT_DDR DDRA
|
|
|
|
#define BT_PORT PORTA
|
|
|
|
#define BT_INPUT PINA
|
|
|
|
#define BT_MODE 3
|
|
|
|
#define BT_RTS 4
|
|
|
|
|
2019-02-04 11:02:19 -05:00
|
|
|
#define GPS_DDR DDRA
|
|
|
|
#define GPS_PORT PORTA
|
|
|
|
#define GPS_INPUT PINA
|
|
|
|
#define GPS_EN_PIN 5
|
|
|
|
|
2019-01-29 10:41:27 -05:00
|
|
|
#define USR_IO_DDR DDRA
|
|
|
|
#define USR_IO_PORT PORTA
|
|
|
|
#define USR_IO_1 1
|
|
|
|
#define USR_IO_2 2
|
|
|
|
#define USR_IO_3 3
|
|
|
|
#define USR_IO_4 4
|
2019-01-12 09:12:51 -05:00
|
|
|
#endif
|
|
|
|
|
2014-12-18 17:45:36 -05:00
|
|
|
#endif
|
2014-12-02 19:10:06 -05:00
|
|
|
|
2019-01-12 09:12:51 -05:00
|
|
|
/*
|
|
|
|
PA0 ANALOG_IN
|
2019-01-27 14:25:11 -05:00
|
|
|
PA1 USR_1
|
|
|
|
PA2 USR_2
|
|
|
|
PA3 USR_3 / BT_MODE // TODO: Set as output
|
|
|
|
PA4 USR_4 / BT_RTS // TODO: Set as input
|
|
|
|
PA5 GPS_EN // TODO: Set as output/input
|
|
|
|
PA6 SD_CS // TODO: Set as output
|
|
|
|
PA7 SD_DETECT // TODO: Set as input and enable pullup
|
2019-01-12 09:12:51 -05:00
|
|
|
|
|
|
|
PB0 LED_RX
|
|
|
|
PB1 LED_TX
|
|
|
|
PB2 LED_STATUS
|
|
|
|
PB3 LED_DRAIN_PWM
|
2019-01-27 14:25:11 -05:00
|
|
|
PB4 LED_COM / SPI_SS (PGM)
|
2019-01-12 09:12:51 -05:00
|
|
|
PB5 SPI_MOSI SD/PGM
|
|
|
|
PB6 SPI_MISO SD/PGM
|
|
|
|
PB7 SPI_CLK SD/PGM
|
|
|
|
|
|
|
|
PC0 DAC_0
|
|
|
|
PC1 DAC_1
|
|
|
|
PC2 DAC_2
|
|
|
|
PC3 DAC_3
|
|
|
|
PC4 DAC_4
|
|
|
|
PC5 DAC_5
|
|
|
|
PC6 DAC_6
|
|
|
|
PC7 DAC_7
|
|
|
|
|
|
|
|
PD0 UART0_RX
|
|
|
|
PD1 UART0_TX
|
|
|
|
PD2 UART1_RX GPS
|
|
|
|
PD3 UART1_TX GPS
|
2019-01-27 14:25:11 -05:00
|
|
|
PD4 PTT_NEG
|
|
|
|
PD5 PTT_SIG
|
2019-01-12 09:12:51 -05:00
|
|
|
PD6 REF_DAC
|
|
|
|
PD7 REF_ADC
|
|
|
|
*/
|