mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2024-10-01 01:45:38 -04:00
176 B
176 B
uart
A simple universal asynchronous receiver/transmitter (UART) core implemented in Verilog.
Status
The core is completed and has been used in several FPGA designs.