Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2025-11-19 23:32:23 -05:00
Code Issues Projects Releases Packages Wiki Activity
tillitis-key/hw/application_fpga/tb
History
Mikael Ågren 7554787678
fpga: Add extra access control on UDS 
Restrict access to UDS when we have exited firmware the first time.

Co-authored-by: Michael Cardell Widerkrantz <mc@tillitis.se>
2025-02-27 14:35:22 +01:00
..
application_fpga_sim.v fpga: Add extra access control on UDS 2025-02-27 14:35:22 +01:00
application_fpga_verilator.cc fpga: Introduce CTS signals for UART 2025-02-11 13:50:04 +01:00
reset_gen_sim.v Align module name with its file name. 2024-11-28 16:09:59 +01:00
tb_application_fpga_sim.v fpga: Introduce CTS signals for UART 2025-02-11 13:50:04 +01:00
trng_sim.v Add verilog file for TRNG simulation 2024-11-28 16:10:00 +01:00