Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2025-07-30 10:18:53 -04:00
Code Issues Projects Releases Packages Wiki Activity

Align module name with its file name.

Browse source
This commit is contained in:
Jonas Thörnblad 2024-11-25 15:01:34 +01:00 • committed by Daniel Jobson
parent e54045a4dd
commit d3b9660180
No known key found for this signature in database
GPG key ID: 3707A9DBF4BB8F1A
1 changed files with 5 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

10
hw/application_fpga/tb/reset_gen_sim.v
View file

@ -1,8 +1,8 @@
//======================================================================
//
// reset_gen_sim.v
// ----------------
// Reset generator Verilator simulation of the application_fpga.
// ---------------
// Reset generator simulation of the application_fpga.
//
//
// Author: Joachim Strombergson
@ -13,7 +13,7 @@
`default_nettype none
module reset_gen #(
module reset_gen_sim #(
parameter RESET_CYCLES = 200
) (
input wire clk,
@ -63,8 +63,8 @@ module reset_gen #(
end
end
endmodule // reset_gen
endmodule // reset_gen_sim
//======================================================================
// EOF reset_gen.v
// EOF reset_gen_sim.v
//======================================================================