Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2025-12-15 00:28:50 -05:00
Code Issues Projects Releases Packages Wiki Activity
tillitis-key/hw/application_fpga
History
Joachim Strömbergson afb338f749
FPGA: Add SPI access control logic 
Access logic looks at instruction execution from a defined
      trampoline address to enable stateful SPI access.

      The access is disabled as soon as an instruction is executed
      from any address in RAM.

Signed-off-by: Joachim Strömbergson <joachim@assured.se>
2024-11-15 14:13:22 +01:00
..
core FPGA: Add SPI access control logic 2024-11-15 14:13:22 +01:00
data A construction of a minimal SPI master. 2024-06-11 15:28:29 +02:00
fw FPGA: Add SPI access control logic 2024-11-15 14:13:22 +01:00
rtl FPGA: Increase clock frequency to 21 MHz 2024-08-20 13:45:00 +02:00
tb Rename to TK1 2022-10-26 09:20:02 +02:00
tools hw/tool: UDI/UDS storage 2024-04-03 11:27:00 +02:00
application_fpga.bin.sha256 FPGA: Increase clock frequency to 21 MHz 2024-08-20 13:45:00 +02:00
config.vlt Config verilator lint to ignore known 3rd-party warnings; let warnings be fatal 2023-03-01 13:37:31 +01:00
firmware.bin.sha512 FPGA: Update names for RAM randomization API 2024-07-10 13:45:26 +02:00
Makefile FPGA: Add --freq constraint to nextpnr 2024-08-20 13:45:01 +02:00