Daniel Jobson 833bf63bc8 PoC: Make sensitive assets only readable/writable before system_mode is set ... After the first time system_mode is set to one, the assets will no longer be read- or writeable, even if system_mode is set to zero at a later syscall. This is to make sure syscalls does not have the same privilege as the firmware has at first boot. We need to monitor when system_mode is set to one, otherwise we might accedentially lock the assets before actually leaving firmware, for example if firmware would use a function set in any of the registers used in system_mode_ctrl. Co-authored-by: Mikael Ågren <mikael@tillitis.se>		2025-02-12 11:08:27 +01:00
..
application_fpga_sim.v	PoC: Make sensitive assets only readable/writable before system_mode is set	2025-02-12 11:08:27 +01:00
application_fpga_verilator.cc	fpga: Introduce CTS signals for UART	2025-02-11 13:50:04 +01:00
reset_gen_sim.v	Align module name with its file name.	2024-11-28 16:09:59 +01:00
tb_application_fpga_sim.v	PoC: Add example firmware with embedded that calls syscalls implemented in C	2025-02-12 11:08:26 +01:00
trng_sim.v	Add verilog file for TRNG simulation	2024-11-28 16:10:00 +01:00