mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2024-06-14 17:12:37 +00:00
6 lines
297 B
Markdown
6 lines
297 B
Markdown
# timer
|
|
A simple timer with prescaler written in Verilog.
|
|
|
|
## Introduction
|
|
This core implements a simple timer with a prescaler. The purpose of the prescaler is to more easily time durations rather than cycles. If for example setting the timer to the clock frequency, the timer can cound seconds.
|