mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2024-07-12 06:12:22 +00:00
297 B
297 B
timer
A simple timer with prescaler written in Verilog.
Introduction
This core implements a simple timer with a prescaler. The purpose of the prescaler is to more easily time durations rather than cycles. If for example setting the timer to the clock frequency, the timer can cound seconds.