mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2024-09-09 11:12:05 +00:00
23 lines
548 B
Verilog
23 lines
548 B
Verilog
|
|
module SB_RGBA_DRV (
|
|
output wire RGB0,
|
|
output wire RGB1,
|
|
output wire RGB2,
|
|
input wire RGBLEDEN,
|
|
input wire RGB0PWM,
|
|
input wire RGB1PWM,
|
|
input wire RGB2PWM,
|
|
input wire CURREN
|
|
);
|
|
|
|
parameter CURRENT_MODE = 1;
|
|
parameter RGB0_CURRENT = 8'h0;
|
|
parameter RGB1_CURRENT = 8'h0;
|
|
parameter RGB2_CURRENT = 8'h0;
|
|
|
|
assign RGB0 = RGB0PWM;
|
|
assign RGB1 = RGB1PWM;
|
|
assign RGB2 = RGB2PWM;
|
|
|
|
endmodule // SB_RGBA_DRV
|