Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2024-10-01 01:45:38 -04:00
Code Issues Packages Projects Releases Wiki Activity
24cf80af32
tillitis-key/hw/application_fpga/core/uart
History
Joachim Strömbergson 3f44b999ac
Remove name, version from several cores 
timer
       touch_sense
       figaro
       uart
       uds
2022-10-11 09:50:45 +02:00
..
rtl Remove name, version from several cores 2022-10-11 09:50:45 +02:00
tb Make initial public release 2022-09-19 08:51:11 +02:00
LICENSE Make initial public release 2022-09-19 08:51:11 +02:00
README.md Make initial public release 2022-09-19 08:51:11 +02:00

README.md

uart

A simple universal asynchronous receiver/transmitter (UART) core implemented in Verilog.

Status

The core is completed and has been used in several FPGA designs.