mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-08-07 06:02:22 -04:00
1e20dba10a
The FPGA uwg30 package cannot use B3 as an input when an instance of SB_PLL40_CORE is placed. We swap fpga_cts and ch552_cts to make B3 (from here on fpga_cts) an output. For more info check out: FPGA-TN-02052-1-4-iCE40-sysCLOCK-PLL-Design-User-Guide.pdf chapter "5.1 PLL Placement Rules"
46 lines
1,000 B
Text
46 lines
1,000 B
Text
#=======================================================================
|
|
#
|
|
# application_fpga_tk1.pcf
|
|
# ------------------------
|
|
# Pin constraints file for the Application FPGA design to be used
|
|
# on the tk1 board with the CH552 MCU used as a USB-serial chip.
|
|
#
|
|
#
|
|
# Copyright (C) 2022 - Tillitis AB
|
|
# SPDX-License-Identifier: GPL-2.0-only
|
|
#
|
|
#=======================================================================
|
|
|
|
# UART.
|
|
set_io interface_rx 26
|
|
set_io interface_tx 25
|
|
set_io interface_ch552_cts 28
|
|
set_io interface_fpga_cts 27
|
|
|
|
|
|
# SPI master to flash memory.
|
|
set_io spi_miso 17
|
|
set_io spi_sck 15
|
|
set_io spi_ss 16
|
|
set_io spi_mosi 14
|
|
|
|
|
|
# Touch sense.
|
|
set_io touch_event 6
|
|
|
|
|
|
# GPIOs.
|
|
set_io app_gpio1 36
|
|
set_io app_gpio2 38
|
|
set_io app_gpio3 45
|
|
set_io app_gpio4 46
|
|
|
|
|
|
# LEDs
|
|
set_io led_r 39
|
|
set_io led_g 40
|
|
set_io led_b 41
|
|
|
|
#=======================================================================
|
|
# EOF application_fpga_tk1.pcf
|
|
#=======================================================================
|