mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-08-07 06:02:22 -04:00
![]() The FPGA uwg30 package cannot use B3 as an input when an instance of SB_PLL40_CORE is placed. We swap fpga_cts and ch552_cts to make B3 (from here on fpga_cts) an output. For more info check out: FPGA-TN-02052-1-4-iCE40-sysCLOCK-PLL-Design-User-Guide.pdf chapter "5.1 PLL Placement Rules" |
||
---|---|---|
.. | ||
application_fpga | ||
usb_interface/ch552_fw |