mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2024-12-25 07:29:25 -05:00
0ea0eeb967
* Break long lines and use tab to indent * Remove use of "tee" since it messes up the return status * Remove the generated application_fpga_par.json if nextpnr-ice40 fails on timing. * Change log file ending from .log to .txt * Fix some spacing
67 lines
950 B
Plaintext
67 lines
950 B
Plaintext
/tests/*.o
|
|
/firmware/*.o
|
|
/firmware/firmware.bin
|
|
/firmware/firmware.elf
|
|
/firmware/firmware.hex
|
|
/firmware/firmware.map
|
|
/dhrystone/dhry.bin
|
|
/dhrystone/dhry.elf
|
|
/dhrystone/dhry.hex
|
|
/dhrystone/dhry.map
|
|
/dhrystone/testbench.vvp
|
|
/dhrystone/testbench.vcd
|
|
/dhrystone/testbench_nola.vvp
|
|
/dhrystone/testbench_nola.vcd
|
|
/dhrystone/timing.vvp
|
|
/dhrystone/timing.txt
|
|
/dhrystone/*.d
|
|
/dhrystone/*.o
|
|
/testbench.vvp
|
|
/testbench_wb.vvp
|
|
/testbench_ez.vvp
|
|
/testbench_sp.vvp
|
|
/testbench_rvf.vvp
|
|
/testbench_synth.vvp
|
|
/testbench.gtkw
|
|
/testbench.vcd
|
|
/testbench.trace
|
|
/testbench_verilator*
|
|
/check.smt2
|
|
/check.vcd
|
|
synth.json
|
|
synth.txt
|
|
synth.v
|
|
application_fpga_par.json
|
|
application_fpga_par.txt
|
|
*.o
|
|
*.asc
|
|
*.bin
|
|
*.elf
|
|
*.map
|
|
*.tmp
|
|
*.hex
|
|
!uds.hex
|
|
!udi.hex
|
|
.*.swp
|
|
*.sch-bak
|
|
*.sim
|
|
|
|
# Ignore list for KiCAD Projects
|
|
*.000
|
|
*.bak
|
|
*.bck
|
|
*.kicad_pcb-bak
|
|
*.sch-bak
|
|
_autosave-*
|
|
*-backups
|
|
\#auto_saved_files#
|
|
*.tmp
|
|
*-save.pro
|
|
*-save.kicad_pcb
|
|
fp-info-cache
|
|
*.net
|
|
*.dsn
|
|
*.ses
|
|
__pycache__
|
|
MEM.TXT
|