Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2025-05-09 17:34:59 -04:00
Code Issues Projects Releases Packages Wiki Activity
tillitis-key/hw/application_fpga/tb
History
Jonas Thörnblad 0af82ee566
fpga/fw: Extend checks for invalid memory accesses 
- Extend hardware checks for invalid memory accesses to include
  checking more address space.

- In fw include file: fix two typos for memory ranges that relates to
  above that fortunately have no impact on functionality.
2025-02-06 16:16:46 +01:00
..
application_fpga_sim.v fpga/fw: Extend checks for invalid memory accesses 2025-02-06 16:16:46 +01:00
application_fpga_verilator.cc Updated application_fpga_verilator.cc to match module application_fpga_sim. 2024-11-28 16:10:01 +01:00
reset_gen_sim.v Align module name with its file name. 2024-11-28 16:09:59 +01:00
tb_application_fpga_sim.v Add top level testbench for application_fpga_sim.v 2024-11-28 16:10:00 +01:00
trng_sim.v Add verilog file for TRNG simulation 2024-11-28 16:10:00 +01:00