mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-03-18 04:56:11 -04:00

Add simultion models of udi_rom and sb_rbga_drv to lint-top target. Add ignore statements in tb_sb_rgba_drv to silence Verilator on parameters and signals not used in the sim model. Use RGBLEDEN in simulation model Signed-off-by: Joachim Strömbergson <joachim@assured.se>