mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2024-12-25 07:29:25 -05:00
07dec8b8dc
Create separate sources for FPGA specific code, testbench simulation specific code, verilator simulation specific code.
52 lines
830 B
Plaintext
52 lines
830 B
Plaintext
/tests/*.o
|
|
/firmware/*.o
|
|
/firmware/firmware.bin
|
|
/firmware/firmware.elf
|
|
/firmware/firmware.hex
|
|
/firmware/firmware.map
|
|
/dhrystone/dhry.bin
|
|
/dhrystone/dhry.elf
|
|
/dhrystone/dhry.hex
|
|
/dhrystone/dhry.map
|
|
/dhrystone/testbench.vvp
|
|
/dhrystone/testbench.vcd
|
|
/dhrystone/testbench_nola.vvp
|
|
/dhrystone/testbench_nola.vcd
|
|
/dhrystone/timing.vvp
|
|
/dhrystone/timing.txt
|
|
/dhrystone/*.d
|
|
/dhrystone/*.o
|
|
/testbench.vvp
|
|
/testbench_wb.vvp
|
|
/testbench_ez.vvp
|
|
/testbench_sp.vvp
|
|
/testbench_rvf.vvp
|
|
/testbench_synth.vvp
|
|
/testbench.gtkw
|
|
/testbench.vcd
|
|
/testbench.trace
|
|
/testbench_verilator*
|
|
/check.smt2
|
|
/check.vcd
|
|
synth.json
|
|
synth.txt
|
|
synth.v
|
|
application_fpga_par.json
|
|
application_fpga_par.txt
|
|
tb_application_fpga_sim.fst
|
|
tb_application_fpga_sim.fst.hier
|
|
tb_verilated/
|
|
verilated/
|
|
*.o
|
|
*.asc
|
|
*.bin
|
|
*.elf
|
|
*.map
|
|
*.tmp
|
|
*.hex
|
|
!uds.hex
|
|
!udi.hex
|
|
.*.swp
|
|
*.sch-bak
|
|
*.sim
|