mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2024-07-06 11:22:38 +00:00
Update bit counter to match 18 MHz clock frequency
This commit is contained in:
parent
90a57c4948
commit
f41573cc60
|
@ -90,9 +90,9 @@ module uart(
|
||||||
// The default bit rate is based on target clock frequency
|
// The default bit rate is based on target clock frequency
|
||||||
// divided by the bit rate times in order to hit the
|
// divided by the bit rate times in order to hit the
|
||||||
// center of the bits. I.e.
|
// center of the bits. I.e.
|
||||||
// Clock: 12 MHz, 38400 bps
|
// Clock: 18 MHz, 38400 bps
|
||||||
// Divisor = 12*10E6 / 38400 = 312
|
// Divisor = 18*10E6 / 38400 = 468.75 ~ 469
|
||||||
localparam DEFAULT_BIT_RATE = 16'd312;
|
localparam DEFAULT_BIT_RATE = 16'd469;
|
||||||
localparam DEFAULT_DATA_BITS = 4'h8;
|
localparam DEFAULT_DATA_BITS = 4'h8;
|
||||||
localparam DEFAULT_STOP_BITS = 2'h1;
|
localparam DEFAULT_STOP_BITS = 2'h1;
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue
Block a user