fpga: Update seed to reach 24 MHz

This commit is contained in:
Mikael Ågren 2025-05-12 18:41:12 +02:00
parent 37fc925795
commit 7f6471c9b2
No known key found for this signature in database
GPG key ID: E02DA3D397792C46

View file

@ -396,7 +396,7 @@ synth.json: $(FPGA_VERILOG_SRCS) $(VERILOG_SRCS) $(PICORV32_SRCS) bram_fw.hex
application_fpga_par.json: synth.json $(P)/data/$(PIN_FILE)
$(NEXTPNR_PATH)nextpnr-ice40 \
-l application_fpga_par.txt \
--seed 9416596747216415304 \
--seed 12781509045096007008 \
--freq $(TARGET_FREQ) \
--ignore-loops \
--up5k \