Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2025-04-25 17:39:14 -04:00
Code Issues Packages Projects Releases Wiki Activity

Update linter to Verilog-2005

Browse Source
This commit is contained in:
dehanj 2024-03-19 10:45:37 +01:00
parent 746d7f0e0d
commit 1e34ddcfa6
No known key found for this signature in database
GPG Key ID: 3707A9DBF4BB8F1A
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
hw/application_fpga/Makefile
View File

@ -174,7 +174,7 @@ check-binary-hashes:
# Source linting. # Source linting.
#------------------------------------------------------------------- #-------------------------------------------------------------------
LINT=verilator LINT=verilator
LINT_FLAGS = +1364-2001ext+ --lint-only -Wall -Wno-DECLFILENAME \ LINT_FLAGS = +1364-2005ext+ --lint-only -Wall -Wno-DECLFILENAME \
--timescale 1ns/1ns -DNO_ICE40_DEFAULT_ASSIGNMENTS --timescale 1ns/1ns -DNO_ICE40_DEFAULT_ASSIGNMENTS
lint: $(FPGA_SRC) $(VERILOG_SRCS) $(ICE40_SIM_CELLS) lint: $(FPGA_SRC) $(VERILOG_SRCS) $(ICE40_SIM_CELLS)