Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2025-08-14 01:15:52 -04:00
Code Issues Projects Releases Packages Wiki Activity

fpga/ch552: Swap fpga_cts and ch552_cts pins

Browse source 
The FPGA uwg30 package cannot use B3 as an input when an instance of
SB_PLL40_CORE is placed. We swap fpga_cts and ch552_cts to make B3 (from
here on fpga_cts) an output.

For more info check out:
FPGA-TN-02052-1-4-iCE40-sysCLOCK-PLL-Design-User-Guide.pdf chapter "5.1
PLL Placement Rules"
This commit is contained in:
Mikael Ågren 2025-05-09 17:29:52 +02:00
parent 45af9146d6
commit 1e20dba10a
No known key found for this signature in database
GPG key ID: E02DA3D397792C46
3 changed files with 6 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

4
hw/usb_interface/ch552_fw/inc/gpio.h
View file

@ -9,8 +9,8 @@
#define PIN_P1_4 0x10
#define PIN_P1_5 0x20
#define PIN_FPGA_CTS PIN_P1_4
#define PIN_CH552_CTS PIN_P1_5
#define PIN_FPGA_CTS PIN_P1_5
#define PIN_CH552_CTS PIN_P1_4
void gpio_set(uint8_t pin);
void gpio_unset(uint8_t pin);