fpga: Format Verilog

Browse source

...

This commit is contained in:

Michael Cardell Widerkrantz 2025-02-11 14:37:29 +01:00

parent aedd6102ea

commit 050e0f2673

No known key found for this signature in database

GPG key ID: D3DB3DDF57E704E5

4 changed files with 6 additions and 6 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files