mirror of
https://github.com/eried/portapack-mayhem.git
synced 2024-12-25 07:19:28 -05:00
e7c0fa394b
* Power: Turn off additional peripheral clock branches. * Update schematic with new symbol table and KiCad standard symbols. Fix up wires. * Schematic: Update power net labels. * Schematic: Update footprint names to match library changes. * Schematic: Update header vendor and part numbers. * Schematic: Specify (arbitrary) value for PDN# net. * Schematic: Remove fourth fiducial. Not standard practice, and was taking up valuable board space. * Schematic: Add reference oscillator -- options for clipped sine or HCMOS output. * Schematic: Update copyright year. * Schematic: Remove CLKOUT to CPLD. It was a half-baked idea. * Schematic: Add (experimental) GPS circuit. Add note about charging circuit. Update date and revision to match PCB. * PCB: Update from schematic change: now revision 20180819. Diff was extensive due to net renumbering... * PCB: Fix GPS courtyard to accommodate crazy solder paste recommendation in integration manual. PCB: Address DRC clearance violation between via and oscillator pad. * PCB: Update copyright on drawing. * Update schematic and PCB date and revision. * gitignore: Sublime Text editor project/workspace files * Power: Power up or power down peripheral clock at appropriate times, so firmware doesn't freeze... * Clocking: Fix incorrect shift for CGU IDIVx_CTRL.PD field. * LPC43xx: Add CGU IDIVx struct/union type. * Power: Switch off unused IDIV dividers. Make note of active IDIVs and their use. * HackRF Mode: Upgrade firmware to 2018.01.1 (API 1.02) * MAX V CPLD: Refactor class to look more like Xilinx CoolRunner II CPLD class. * MAX V CPLD: Add BYPASS, SAMPLE support. Rename enter_isp -> enable, exit_isp -> disable. Use SAMPLE at start of flash process, which somehow addresses the problem where CFM wouldn't load into SRAM (and become the active bitstream) after flashing. * MAX V CPLD: Reverse verify data checking logic to make it a little faster. * CPLD: After reprogramming flash, immediately clamp I/O signals, load to SRAM, and "execute" the new bitstream. * Si5351: Refactor code, make one of the registers more type-safe. Clock Manager: Track selected reference clock source for later use in user interface. * Clock Manager: Add note about PPM only affecting Si5351C PLLA, which always runs from the HackRF 25MHz crystal. It is assumed an external clock does not need adjustment, though I am open to being convinced otherwise... * PPM UI: Show "EXT" when showing PPM adjustment and reference clock is external. * CPLD: Add pins and logic for new PortaPack hardware feature(s). * CPLD: Bitstream to support new hardware features. * Clock Generator: Add a couple more setter methods for ClockControl registers. * Clock Manager: Use shared MCU CLKIN clock control configuration constant. * Clock Manager: Reduce MCU CLKIN driver current. 2mA should be plenty. * Clock Manager: Remove redundant clock generator output enable. * Bootstrap: Remove unnecessary ldscript hack to locate SPIFI mode change code in RAM. * Bootstrap: Get CPU operating at max frequency as soon as possible. Update SPIFI speed comment. Make some more LPC43xx types into unions with uint32_t. * Bootstrap: Explicitly configure IDIVB for SPIFI, despite LPC43xx bootloader setting it. * Clock Manager: Init peripherals before CPLD reconfig. Do the clock generator setup after, so we can check presence of PortaPack reference clock with the help of the latest CPLD bitstream. * Clock Manager: Reverse sense of conditional that determines crystal or non-crystal reference source. This is for an expected upcoming change where multiple external options can be differentiated. * Bootstrap: Consolidate clock configuration, update SPIFI rate comment. * Clock Manager: Use IDIVA for clock source for all peripherals, instead of PLL1. Should make switching easier going forward. Don't use IRC as clock during initial clock manager configuration. Until we switch to GP_CLKIN, we should go flat out... * ChibiOS M0: Change default clock speed to 204MHz, since bootstrap now maxes out clock speed before starting M0 execution. * PortaPack IO: Expose method to set reference oscillator enable pin. * Pin configuration: Do SPIFI pin config with other pins, in preparation for eliminating separate bootloader. * Pin configuration: Disable input buffers on pins that are never read. * Revert "ChibiOS M0: Change default clock speed to 204MHz, since bootstrap now maxes out clock speed before starting M0 execution." This reverts commit c0e2bb6cc4cc656769323bdbb8ee5a16d2d5bb03. * PCB: Change PCB stackup, Tg, clarify solder mask color, use more metric. * PCB: Move HackRF header P9 to B.CrtYd layer. * PCB: Change a Tg reference I missed. * PCB: Update footprints for parts with mismatched CAD->tape rotation. Adjust a few layer choice and line thickness bits. * PCB: Got cold feet, switched back to rectangular pads. * PCB: Add Eco layers to be visible and Gerber output. * PCB: Use aux origin for plotting, for tidier coordinates. * PCB: Output Gerber job file, because why not? * Schematic: Correct footprints for two reference-related components. * Schematic: Remove manfuacturer and part number for DNP component. * Schematic: Specify resistor value, manufacturer, part number for reference oscillator series termination. * PCB: Update netlist and footprints from schematic. * Netlist: Updated component values, footprints. * PCB: Nudge some components and traces to address DRC clearance violations. * PCB: Allow KiCad to update zone timestamps (again?!). * PCB: Generate *all* Gerber layers. * Schematic, PCB: Update revision to 20181025. * PCB: Adjust fab layer annotations orientation and font size. * PCB: Hide mounting hole reference designators on silk layer. * PCB: Shrink U1, U3 pads to get 0.2mm space between pads. * PCB: Set pad-to-mask clearance to zero, leave up to fab. Set minimum mask web to 0.2mm for non-black options. * PCB: Revise U1 pad shape, mask, paste, thermal drills. Clearance is improved at corner pads. * PCB: Tweak U3 for better thermal pad/drill/mask/paste design. * PCB: Change solder mask color to blue. * Schematic, PCB: Update revision to 20181029. * PCB: Bump minimum mask web down a tiny bit because KiCad is having trouble with math. * Update schematic * Remove unused board files. * Add LPC43xx functions. * chibios: Replace code with per-peripheral structs defining clocks, interrupts, and reset bits. * LPC43xx: Add MCPWM peripheral struct. * clock generator: Use recommended PLL reset register value. Datasheet recommends a value. AN619 is quiet on the topic, claims the low nibble is default 0b0000. * GPIO: Tweak masking of SCU function. I don't remember why I thought this was necessary... * HAL: Explicitly turn on timer peripheral clocks used as systicks, during init. * SCU: Add struct to hold pin configuration. * PAL: Add functions to address The Glitch. https://greatscottgadgets.com/2018/02-28-we-fixed-the-glitch/ * PAL/board: New IO initialization code Declare initial state for SCU pin config, GPIOs. Apply initial state during PAL init. Perform VAA slow turn-on to address The Glitch. * Merge M0 and M4 to eliminate need for bootstrap firmware During _early_init, detect if we're running on the M4 or M0. If M4: do M4-specific core initialization, reset peripherals, speed up SPIFI clock, start M0, go to sleep. If M0: do all the other things. * Pins: Miscellaneous SCU configuration tweaks. * Little code clarity improvement. * bootstrap: Remove, not necessary. * Clock Manager: Large re-working to support external references. * Clock Manager: Actually store chosen clock reference Similarly-named local was covering a member and discarding the value. * Clock Manager: Reference type which contains source, frequency. * Setup: Display reference source, frequency in frequency correction screen. * LPC43xx API: Add extern "C" for use from C++. * Use LPC43xx API for SGPIO, GPDMA, I2S initialization. * I2S: Add BASE_AUDIO_CLK management. * Add MOTOCON_PWM clock/reset structure. * Serial: Fix dumb typos. * Serial: Remove extra reference operator. * Serial: Cut-and-paste error in structure type name. * Move SCU structure from PAL to LPC43xx API. It'd be nice if I gave some thought to where code should live before I commit it. * VAA power: Move code to HackRF board file It doesn't belong in PAL. * MAX5 CPLD: Add SAMPLE and EXTEST methods. * Flash image: Change packing scheme to use flash more efficiently. Application is now a single image for both M4 bootstrap and M0. Baseband images come immediately after application binary. No need to align to large blocks (and waste lots of flash). * Clock Manager: Remove PLL1 power down function. * Move and rename peripherals reset function to board module. * Remove unused peripheral/clock management. * Clock Manager: Extract switch to IRC into separate function. * Clock Manager: More explicit shutdown of clocks, clock generator. * Move initialization to board module. * ChibiOS: Rename "application" board, add "baseband" board. There are now two ChibiOS "boards", one which runs the application and does the hardware setup. The other board, "baseband", does very little setup. * Clock Manager: Remove unused crystal enable/disable code. * Clock Manager: Restore clock configuration to SPIFI bootloader state before app shutdown. * Reset peripherals on app shutdown. Be careful not to reset M0APP (the core we're running on) or GPIO (which is holding the hardware in a stable state). * M4/baseband hal_lld_init: use IDIVA, which is configured earlier by M0. This was causing problems during restart into HackRF mode. Baseband hal_lld_init changed M4 clock from IDIVA (set by M0) to PLL1, which was unceremoniously turned off during shutdown. * Audio app: Stop audio PLL on shutdown. * M4 HAL: Make LPC43XX_M4_CLK_SRC optional. This was changing the BASE_M4_CLK when a baseband was run. * LPC43xx C++ layer: Fix IDIVx constructor IDIV narrow field width. * Application board: hide the peripherals_reset function, as it isn't useful except during hardware init. * Consolidate hardware init code to some degree. ClockManager is super-overloaded and murky in its purpose. Migrate audio from IDIVC to IDIVD, to more closely resemble initial clock scheme, so it's simpler to get back to it during shutdown. * Migrate some startup code to application board. * Si5351: Use correct methods for reset(). update_output_enable_control() doesn't reset the enabled outputs to the reset state, unless the object is freshly initialized, which it isn't when performing firmware shutdown. For similar reasons, use set_clock_control() instead of setting internal state and then using the update function. * GPIO: Set SPIFI CS pin to match input buffer state coming out of bootloader. * Change application board.c to .cpp, with required dependent changes * Board: Clean up SCU configuration code/data. * I2S: Add shutdown code and use it. * LPC43xx: Consolidate a bunch of structures that had been scattered all over. ...because I'm an undisciplined coder. * I2S: Fix ordering of branch and base clock disable. Core was hanging, presumably because the register interface on the branch/peripheral was unresponsive after the base clock was disabled. * Controls: Save and expose raw navigation wheel switch state I need to do some work on debouncing and ignoring simultaneous key presses. * Controls: Add debug view for switches state. * Controls: Ignore all key presses until all keys are released. This should address some mechanical quirks of the navigation wheel used on the PortaPack. * Clock Manager: Wait for only the necessary PLL to lock. Wasn't working on PortaPacks without a built-in clock reference, as that uses the other PLL. TODO: Switching PLLs may be kind of pointless now... * CMake: Pull HackRF project from GitHub and build. * CMake: Remove commented code. * CMake: Clone HackRF via HTTPS, not SSH. * CMake: Extra pause for slow post-DFU firmware boot-up. * CMake: TODO to fix SVF/XSVF file source. * CMake: Ask HackRF hackrf_usb to make DFU binary. * Travis-CI: Add dfu-util, now that HackRF firmware is being built for inclusion. * Travis-CI: Update build environment to Ubuntu xenial Previously Trusty. * Travis-CI: Incorrectly structured my request for dfu-util package. I'm soooo talented. * ldscript: Mark flash, ram with correct R/W/X flags. * ldscript: Enlarge M0 flash region to 1Mbyte, the size of the HackRF SPI flash. * Receiver: Hide PPM adjustment if clock source is not HackRF crystal. * Documentation: Update product photos and README. * Documentation: Add TCXO feature to README description. * Application: Rearrange files to match HAVOC directory structure. * Map view in AIS (#213) * Added GeoMapView to AISRecentEntryDetailView * Added autoupdate in AIS map * Revert "Map view in AIS (#213)" This reverts commit262c030224. This commit will be cherry-picked onto a clean branch, then re-committed after a troublesome pull request is reverted. * Revert "Upstream merge to make new revision of PortaPack work (#206)" This reverts commit920b98f7c9. This pull request was missing some changes and was preventing firmware from functioning on older PortaPacks. * CPLD: Pull bitstream from HackRF project. * SGPIO: Identify pins on CPLD by their new functions. Pull down HOST_SYNC_EN. * CPLD: Don't load HackRF CPLD bitstream into RAM. Trying to converge CPLD implementations, so this shouldn't be necesssary. HOWEVER, it would be good to *check* the CPLD contents and provide a way to update, if necessary. * CPLD: Tweak clock generator config to match CPLD timing changes in HackRF. * PinConfig: Drive CPLD pins correctly. * CMake: Use jboone/hackrf master branch, now that CPLD fixes are there. * CMake: Fix HackRF CPLD SVF dependency. Build would break on the first pass, but work if you restarted make. * CMake: Fix my misuse of the HackRF CMake configuration -- was building from too deep in the directory tree * CMake: Work-around for CMake 3.5 not supporting ExternalProject_Add SOURCE_SUBDIR. * CMake: Choose a CMP0005 policy to quiet CMake warnings. * Settings: Show active clock reference. Only show PPM adjustment for HackRF source. * Radio Settings: Change reference clock text color. Make consistent color with other un-editable text. TODO: This is a bit of a hack to get ui::Text objects to support custom colors, like the Label structures used elsewhere.
413 lines
9.0 KiB
Plaintext
413 lines
9.0 KiB
Plaintext
EESchema Schematic File Version 4
|
|
LIBS:portapack_h1-cache
|
|
EELAYER 26 0
|
|
EELAYER END
|
|
$Descr A4 11693 8268
|
|
encoding utf-8
|
|
Sheet 1 6
|
|
Title "PortaPack H1"
|
|
Date "2018-10-29"
|
|
Rev "20181029"
|
|
Comp "ShareBrained Technology, Inc."
|
|
Comment1 "Copyright © 2014-2018 Jared Boone"
|
|
Comment2 "License: GNU General Public License, version 2"
|
|
Comment3 ""
|
|
Comment4 ""
|
|
$EndDescr
|
|
$Comp
|
|
L hole:HOLE1 H2
|
|
U 1 1 5369BBD8
|
|
P 9500 1900
|
|
F 0 "H2" H 9500 2050 60 0000 C CNN
|
|
F 1 "HOLE1" H 9500 1750 60 0000 C CNN
|
|
F 2 "hole:HOLE_3200UM_VIAS" H 9500 1900 60 0001 C CNN
|
|
F 3 "" H 9500 1900 60 0000 C CNN
|
|
1 9500 1900
|
|
1 0 0 -1
|
|
$EndComp
|
|
$Comp
|
|
L hole:HOLE1 H3
|
|
U 1 1 5369BBEC
|
|
P 9500 2400
|
|
F 0 "H3" H 9500 2550 60 0000 C CNN
|
|
F 1 "HOLE1" H 9500 2250 60 0000 C CNN
|
|
F 2 "hole:HOLE_3200UM_VIAS" H 9500 2400 60 0001 C CNN
|
|
F 3 "" H 9500 2400 60 0000 C CNN
|
|
1 9500 2400
|
|
1 0 0 -1
|
|
$EndComp
|
|
$Comp
|
|
L hole:HOLE1 H4
|
|
U 1 1 5369BC00
|
|
P 9500 2900
|
|
F 0 "H4" H 9500 3050 60 0000 C CNN
|
|
F 1 "HOLE1" H 9500 2750 60 0000 C CNN
|
|
F 2 "hole:HOLE_3200UM_VIAS" H 9500 2900 60 0001 C CNN
|
|
F 3 "" H 9500 2900 60 0000 C CNN
|
|
1 9500 2900
|
|
1 0 0 -1
|
|
$EndComp
|
|
$Comp
|
|
L hole:HOLE1 H5
|
|
U 1 1 5369BC14
|
|
P 9500 3400
|
|
F 0 "H5" H 9500 3550 60 0000 C CNN
|
|
F 1 "HOLE1" H 9500 3250 60 0000 C CNN
|
|
F 2 "hole:HOLE_3200UM_VIAS" H 9500 3400 60 0001 C CNN
|
|
F 3 "" H 9500 3400 60 0000 C CNN
|
|
1 9500 3400
|
|
1 0 0 -1
|
|
$EndComp
|
|
$Sheet
|
|
S 2800 1600 900 4700
|
|
U 53A8BFC3
|
|
F0 "audio" 50
|
|
F1 "audio.sch" 50
|
|
F2 "SCL" I R 3700 2500 60
|
|
F3 "SDA" B R 3700 2600 60
|
|
F4 "PDN#" I R 3700 1700 60
|
|
F5 "BICK" B R 3700 2000 60
|
|
F6 "LRCK" B R 3700 2100 60
|
|
F7 "SDTO" O R 3700 2300 60
|
|
F8 "MCKI" I R 3700 1900 60
|
|
F9 "SDTI" I R 3700 2200 60
|
|
F10 "SVDD" I R 3700 6200 60
|
|
F11 "AVDD" I R 3700 6100 60
|
|
F12 "DVDD" I R 3700 6000 60
|
|
F13 "TVDD" I R 3700 5900 60
|
|
$EndSheet
|
|
Wire Wire Line
|
|
9800 1900 9700 1900
|
|
Wire Wire Line
|
|
9800 2400 9700 2400
|
|
Wire Wire Line
|
|
9800 2900 9700 2900
|
|
$Sheet
|
|
S 7600 1600 900 4700
|
|
U 53A9129D
|
|
F0 "lcd_sw_sd" 50
|
|
F1 "lcd_sw_sd.sch" 50
|
|
F2 "LCD_RS" I L 7600 2100 60
|
|
F3 "LCD_RD#" I L 7600 2200 60
|
|
F4 "LCD_WR#" I L 7600 2300 60
|
|
F5 "LCD_RESET#" I L 7600 1700 60
|
|
F6 "LCD_TE" O L 7600 2700 60
|
|
F7 "SW_SEL" O L 7600 4000 60
|
|
F8 "SW_ROT_A" O L 7600 3800 60
|
|
F9 "SW_ROT_B" O L 7600 3900 60
|
|
F10 "SW_D" O L 7600 3600 60
|
|
F11 "SW_R" O L 7600 3500 60
|
|
F12 "SW_U" O L 7600 3400 60
|
|
F13 "SW_L" O L 7600 3700 60
|
|
F14 "SD_DAT2" B L 7600 4700 60
|
|
F15 "SD_DAT3" B L 7600 4800 60
|
|
F16 "SD_CMD" B L 7600 4400 60
|
|
F17 "SD_CLK" I L 7600 4300 60
|
|
F18 "SD_DAT0" B L 7600 4500 60
|
|
F19 "SD_DAT1" B L 7600 4600 60
|
|
F20 "SD_CD" O L 7600 4200 60
|
|
F21 "TP_R" B L 7600 3000 60
|
|
F22 "TP_D" B L 7600 3100 60
|
|
F23 "TP_L" B L 7600 3200 60
|
|
F24 "TP_U" B L 7600 2900 60
|
|
F25 "LCD_DB[15..0]" B L 7600 2400 60
|
|
F26 "LCD_BACKLIGHT" I L 7600 1900 60
|
|
F27 "LCD_CS#" I L 7600 2000 60
|
|
F28 "LCD_VBL" I L 7600 6200 60
|
|
$EndSheet
|
|
Wire Bus Line
|
|
6600 2400 7600 2400
|
|
$Sheet
|
|
S 4700 1600 1900 3700
|
|
U 53A8C780
|
|
F0 "hackrf_if" 50
|
|
F1 "hackrf_if.sch" 50
|
|
F2 "LCD_TE" I R 6600 2700 60
|
|
F3 "SW_R" I R 6600 3500 60
|
|
F4 "SW_ROT_B" I R 6600 3900 60
|
|
F5 "SW_ROT_A" I R 6600 3800 60
|
|
F6 "SW_D" I R 6600 3600 60
|
|
F7 "SW_SEL" I R 6600 4000 60
|
|
F8 "SW_U" I R 6600 3400 60
|
|
F9 "SW_L" I R 6600 3700 60
|
|
F10 "LCD_RESET#" O R 6600 1700 60
|
|
F11 "LCD_RS" O R 6600 2100 60
|
|
F12 "LCD_RD#" O R 6600 2200 60
|
|
F13 "LCD_WR#" O R 6600 2300 60
|
|
F14 "TP_U" B R 6600 2900 60
|
|
F15 "TP_L" B R 6600 3200 60
|
|
F16 "TP_D" B R 6600 3100 60
|
|
F17 "TP_R" B R 6600 3000 60
|
|
F18 "I2S0_TX_SDA" O L 4700 2200 60
|
|
F19 "I2S0_MCLK" O L 4700 1900 60
|
|
F20 "SDA" B L 4700 2600 60
|
|
F21 "SCL" O L 4700 2500 60
|
|
F22 "SD_CD" I R 6600 4200 60
|
|
F23 "SD_DAT2" B R 6600 4700 60
|
|
F24 "SD_DAT0" B R 6600 4500 60
|
|
F25 "SD_CMD" B R 6600 4400 60
|
|
F26 "SD_CLK" O R 6600 4300 60
|
|
F27 "SD_DAT3" B R 6600 4800 60
|
|
F28 "SD_DAT1" B R 6600 4600 60
|
|
F29 "I2S0_RX_SDA" I L 4700 2300 60
|
|
F30 "LCD_DB[15..0]" B R 6600 2400 60
|
|
F31 "LCD_BACKLIGHT" O R 6600 1900 60
|
|
F32 "LCD_CS#" O R 6600 2000 60
|
|
F33 "AUDIO_RESET#" O L 4700 1700 60
|
|
F34 "I2S0_WS" B L 4700 2100 60
|
|
F35 "I2S0_SCK" B L 4700 2000 60
|
|
F36 "VIN" I R 6600 5200 60
|
|
F37 "VBUS" O R 6600 5000 60
|
|
F38 "VBUSCTRL" I R 6600 5100 60
|
|
F39 "VBAT" I L 4700 5200 60
|
|
F40 "CLKIN" B L 4700 4900 60
|
|
F41 "REF_EN" O L 4700 5000 60
|
|
F42 "GPS_TX_READY" I L 4700 2800 60
|
|
F43 "GPS_TIMEPULSE" I L 4700 2900 60
|
|
F44 "GPS_RESET#" O L 4700 3000 60
|
|
$EndSheet
|
|
Wire Wire Line
|
|
6600 1900 7600 1900
|
|
Wire Wire Line
|
|
7600 1700 6600 1700
|
|
Wire Wire Line
|
|
7600 2100 6600 2100
|
|
Wire Wire Line
|
|
6600 2200 7600 2200
|
|
Wire Wire Line
|
|
7600 2300 6600 2300
|
|
Wire Wire Line
|
|
6600 2700 7600 2700
|
|
Wire Wire Line
|
|
7600 2900 6600 2900
|
|
Wire Wire Line
|
|
6600 3000 7600 3000
|
|
Wire Wire Line
|
|
7600 3100 6600 3100
|
|
Wire Wire Line
|
|
6600 3200 7600 3200
|
|
Wire Wire Line
|
|
6600 3400 7600 3400
|
|
Wire Wire Line
|
|
7600 3500 6600 3500
|
|
Wire Wire Line
|
|
6600 3600 7600 3600
|
|
Wire Wire Line
|
|
7600 3700 6600 3700
|
|
Wire Wire Line
|
|
6600 3800 7600 3800
|
|
Wire Wire Line
|
|
7600 3900 6600 3900
|
|
Wire Wire Line
|
|
6600 4000 7600 4000
|
|
Wire Wire Line
|
|
6600 4200 7600 4200
|
|
Wire Wire Line
|
|
6600 4300 7600 4300
|
|
Wire Wire Line
|
|
7600 4400 6600 4400
|
|
Wire Wire Line
|
|
6600 4500 7600 4500
|
|
Wire Wire Line
|
|
7600 4600 6600 4600
|
|
Wire Wire Line
|
|
6600 4700 7600 4700
|
|
Wire Wire Line
|
|
7600 4800 6600 4800
|
|
Wire Wire Line
|
|
3700 1900 4700 1900
|
|
Wire Wire Line
|
|
4700 2000 3700 2000
|
|
Wire Wire Line
|
|
3700 2100 4700 2100
|
|
Wire Wire Line
|
|
4700 2200 3700 2200
|
|
Wire Wire Line
|
|
3700 2300 4700 2300
|
|
Wire Wire Line
|
|
4700 2500 4000 2500
|
|
Wire Wire Line
|
|
3700 2600 4100 2600
|
|
Wire Wire Line
|
|
9800 1900 9800 2400
|
|
Connection ~ 9800 2400
|
|
Connection ~ 9800 2900
|
|
$Comp
|
|
L fiducial:FIDUCIAL FID1
|
|
U 1 1 53B309AC
|
|
P 4100 7100
|
|
F 0 "FID1" H 4100 7225 60 0000 C CNN
|
|
F 1 "FIDUCIAL" H 4100 6975 60 0000 C CNN
|
|
F 2 "fiducial:FIDUCIAL_65MIL" H 4100 7100 60 0001 C CNN
|
|
F 3 "" H 4100 7100 60 0000 C CNN
|
|
1 4100 7100
|
|
1 0 0 -1
|
|
$EndComp
|
|
$Comp
|
|
L fiducial:FIDUCIAL FID2
|
|
U 1 1 53B30B4C
|
|
P 4100 7500
|
|
F 0 "FID2" H 4100 7625 60 0000 C CNN
|
|
F 1 "FIDUCIAL" H 4100 7375 60 0000 C CNN
|
|
F 2 "fiducial:FIDUCIAL_65MIL" H 4100 7500 60 0001 C CNN
|
|
F 3 "" H 4100 7500 60 0000 C CNN
|
|
1 4100 7500
|
|
1 0 0 -1
|
|
$EndComp
|
|
$Comp
|
|
L fiducial:FIDUCIAL FID3
|
|
U 1 1 53B30CEC
|
|
P 4700 7100
|
|
F 0 "FID3" H 4700 7225 60 0000 C CNN
|
|
F 1 "FIDUCIAL" H 4700 6975 60 0000 C CNN
|
|
F 2 "fiducial:FIDUCIAL_65MIL" H 4700 7100 60 0001 C CNN
|
|
F 3 "" H 4700 7100 60 0000 C CNN
|
|
1 4700 7100
|
|
1 0 0 -1
|
|
$EndComp
|
|
$Comp
|
|
L power:GND #PWR01
|
|
U 1 1 53B3303D
|
|
P 9800 3500
|
|
F 0 "#PWR01" H 9800 3500 30 0001 C CNN
|
|
F 1 "GND" H 9800 3430 30 0001 C CNN
|
|
F 2 "" H 9800 3500 60 0000 C CNN
|
|
F 3 "" H 9800 3500 60 0000 C CNN
|
|
1 9800 3500
|
|
1 0 0 -1
|
|
$EndComp
|
|
Wire Wire Line
|
|
9700 3400 9800 3400
|
|
Connection ~ 9800 3400
|
|
Wire Wire Line
|
|
6600 2000 7600 2000
|
|
Wire Wire Line
|
|
4700 1700 3700 1700
|
|
$Sheet
|
|
S 4700 5600 1900 1000
|
|
U 58CFF3E3
|
|
F0 "power" 50
|
|
F1 "power.sch" 50
|
|
F2 "LCD_VBL" O R 6600 6200 60
|
|
F3 "AUDIO_SVDD" O L 4700 6200 60
|
|
F4 "AUDIO_AVDD" O L 4700 6100 60
|
|
F5 "AUDIO_DVDD" O L 4700 6000 60
|
|
F6 "AUDIO_TVDD" O L 4700 5900 60
|
|
F7 "VBUS" I R 6600 5700 60
|
|
F8 "VBUSCTRL" O R 6600 5800 60
|
|
F9 "VIN" O R 6600 5900 60
|
|
F10 "VBAT" O L 4700 5700 60
|
|
F11 "REF_CLK" O L 4700 6500 60
|
|
F12 "REF_EN" I L 4700 6400 60
|
|
F13 "GPS_VCC" O R 6600 6400 60
|
|
$EndSheet
|
|
Wire Wire Line
|
|
6600 6200 7600 6200
|
|
Wire Wire Line
|
|
3700 6200 4700 6200
|
|
Wire Wire Line
|
|
4700 6100 3700 6100
|
|
Wire Wire Line
|
|
3700 6000 4700 6000
|
|
Wire Wire Line
|
|
4700 5900 3700 5900
|
|
Wire Wire Line
|
|
4700 5700 4500 5700
|
|
Wire Wire Line
|
|
4500 5700 4500 5200
|
|
Wire Wire Line
|
|
4500 5200 4700 5200
|
|
Wire Wire Line
|
|
6600 5700 6800 5700
|
|
Wire Wire Line
|
|
6800 5700 6800 5000
|
|
Wire Wire Line
|
|
6800 5000 6600 5000
|
|
Wire Wire Line
|
|
6600 5100 6900 5100
|
|
Wire Wire Line
|
|
6900 5100 6900 5800
|
|
Wire Wire Line
|
|
6900 5800 6600 5800
|
|
Wire Wire Line
|
|
6600 5200 7000 5200
|
|
Wire Wire Line
|
|
7000 5200 7000 5900
|
|
Wire Wire Line
|
|
7000 5900 6600 5900
|
|
Wire Wire Line
|
|
9800 2400 9800 2900
|
|
Wire Wire Line
|
|
9800 2900 9800 3400
|
|
Wire Wire Line
|
|
9800 3400 9800 3500
|
|
Wire Wire Line
|
|
4700 5000 4300 5000
|
|
Wire Wire Line
|
|
4300 5000 4300 6400
|
|
Wire Wire Line
|
|
4300 6400 4700 6400
|
|
Wire Wire Line
|
|
4700 6500 4200 6500
|
|
Wire Wire Line
|
|
4200 6500 4200 4900
|
|
Wire Wire Line
|
|
4200 4900 4700 4900
|
|
$Sheet
|
|
S 4700 600 1900 800
|
|
U 5B7E0B2A
|
|
F0 "gps" 50
|
|
F1 "gps.sch" 50
|
|
F2 "SDA" B L 4700 800 60
|
|
F3 "SCL" B L 4700 700 60
|
|
F4 "V_BACKUP" I L 4700 1300 60
|
|
F5 "VCC" I R 6600 1300 60
|
|
F6 "TIMEPULSE" O L 4700 1000 60
|
|
F7 "RESET#" I L 4700 1100 60
|
|
F8 "TX_READY" O L 4700 900 60
|
|
$EndSheet
|
|
Wire Wire Line
|
|
4700 700 4000 700
|
|
Wire Wire Line
|
|
4000 700 4000 2500
|
|
Connection ~ 4000 2500
|
|
Wire Wire Line
|
|
4000 2500 3700 2500
|
|
Wire Wire Line
|
|
4700 800 4100 800
|
|
Wire Wire Line
|
|
4100 800 4100 2600
|
|
Connection ~ 4100 2600
|
|
Wire Wire Line
|
|
4100 2600 4700 2600
|
|
Wire Wire Line
|
|
4700 1300 4500 1300
|
|
Wire Wire Line
|
|
4500 1300 4500 5200
|
|
Connection ~ 4500 5200
|
|
Wire Wire Line
|
|
4200 2800 4700 2800
|
|
Wire Wire Line
|
|
4700 2900 4300 2900
|
|
Wire Wire Line
|
|
4700 900 4200 900
|
|
Wire Wire Line
|
|
4200 900 4200 2800
|
|
Wire Wire Line
|
|
4700 1000 4300 1000
|
|
Wire Wire Line
|
|
4300 1000 4300 2900
|
|
Wire Wire Line
|
|
4700 1100 4400 1100
|
|
Wire Wire Line
|
|
4400 1100 4400 3000
|
|
Wire Wire Line
|
|
4400 3000 4700 3000
|
|
Wire Wire Line
|
|
6600 6400 7100 6400
|
|
Wire Wire Line
|
|
7100 6400 7100 1300
|
|
Wire Wire Line
|
|
6600 1300 7100 1300
|
|
$EndSCHEMATC
|