Jared Boone
|
94c81528c1
|
FatFs update to R0.11a.
|
2016-04-19 09:51:31 -07:00 |
|
Jared Boone
|
1682f4700d
|
Move SDC CCLK to 25MHz
If your card can't hack it, get a new card.
|
2016-04-10 17:30:12 -07:00 |
|
Jared Boone
|
12939a0f82
|
Support larger SDC LLD transactions
Use chained DMA buffers -- limit is now 16Kbytes, adjustable by LPC_SDC_SDIO_DESCRIPTOR_COUNT. More descriptors require more stack.
|
2016-04-10 17:15:59 -07:00 |
|
Jared Boone
|
df6593ac91
|
SDC: Remove commented code
|
2016-04-09 21:34:28 -07:00 |
|
Jared Boone
|
34963c7f37
|
SDC: Auto-off clock when no transfer.
|
2016-04-09 21:33:46 -07:00 |
|
Jared Boone
|
eb294c8e1c
|
Add chDbgPanic for unhandled exceptions.
|
2016-02-27 12:05:29 -08:00 |
|
furrtek
|
6e496e2b26
|
Merge fixing, commit to catch up on recent files
|
2016-02-04 10:27:53 +01:00 |
|
furrtek
|
44638e504b
|
SYNC
|
2016-01-31 09:34:24 +01:00 |
|
furrtek
|
107c212d88
|
Completely useless "about" screen
Paved road for talking Xylos RX and logger
Added test button for Xylos TX
Fixed jammer crashing after loading second time
|
2016-01-30 00:28:05 +01:00 |
|
furrtek
|
496c77fe3e
|
Module loading should work again
Modules won't load if already loaded (dirty footprint hack)
|
2016-01-05 20:17:55 +01:00 |
|
Jared Boone
|
9505d367c3
|
Add SMMULR "intrinsic".
|
2015-12-28 16:50:01 -08:00 |
|
Jared Boone
|
90cd2a6794
|
Improve argument and retval types for my M4 SIMD intrinsics.
|
2015-12-28 16:49:31 -08:00 |
|
Jared Boone
|
5408eb1042
|
Nuke duplicate peripheral pointer constants for C++
Turns out the reinterpret_cast idiom is no longer kosher in the standard.
|
2015-12-16 21:21:45 -08:00 |
|
Jared Boone
|
5978c99c31
|
Add API to stop HAL SysTick counter.
|
2015-08-20 17:51:07 -07:00 |
|
Jared Boone
|
e9c47ff91a
|
Remove M0 ldscript NVRAM region.
I misunderstood the documentation. It's not NVRAM (backed up by VBAT), it just survives a deeper core sleep than other RAM does.
|
2015-08-20 16:03:14 -07:00 |
|
Jared Boone
|
4e0de9c4ad
|
Fix clock configuration for M4.
M0 launches baseband, so M4 clock can be set to PLL1. Provide a way to configure that per project, set to correct values for baseband project.
|
2015-08-14 12:21:49 -07:00 |
|
Jared Boone
|
dc6fee8370
|
Initial firmware commit.
|
2015-07-08 08:39:24 -07:00 |
|