mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2024-12-21 05:44:24 -05:00
| .. | ||
| rtl | ||
| tb | ||
| toolruns | ||
| README.md | ||
timer
A simple timer with prescaler written in Verilog.
Introduction
This core implements a simple timer with a prescaler. The purpose of the prescaler is to more easily time durations rather than cycles. If for example setting the timer to the clock frequency, the timer can cound seconds.