Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2024-12-24 23:19:32 -05:00
Code Issues Packages Projects Releases Wiki Activity
cfe8341bc0
tillitis-key/hw/application_fpga/rtl
History
Joachim Strömbergson 35052e50cb
FPGA: Move RAM address and data scrambling into the RAM module. 
Move the logic implementing the RAM address and data
	scrambling, descrambling into the RAM module. This cleans up
	the top level, and makes it easier to change the scrambling
	without chaning the top. In order to do correct scrambling the
	address to the RAM core must be 16 bits, not 15.

	Clean up some minor details at the top level, fixing text
        aligment and grouping of ports in instances.

Signed-off-by: Joachim Strömbergson <joachim@assured.se>
2024-08-30 10:53:13 +02:00
..
application_fpga.v FPGA: Move RAM address and data scrambling into the RAM module. 2024-08-30 10:53:13 +02:00