mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2024-12-30 09:56:24 -05:00
e71d70008b
* Add kicad library for flat programming clip * Add descriptions to part symbols * Add extended values, manufacturer/distributor info to components in mta1 * Add new board entry for TK1 * Add TP1 programmer design * Update MTA1-USB-V1 release files to match production * Change SPI flash memory type to XT25F08BDFIGT-S * Change touch sensor feedback cap to 1uF * Add manufacturer, manufacturer part number, distributor, distributor part number * Update component values for TK1 PCB * Use specific part # for C8 * Change flash back to Winbond part, for easier sourcing * Change C1 to 1pF * Fixes for production programmer PCB * Swap GND and 5V on J3 * Replace graphic logo with text * Rename part to 'TP-1' * TK-1 release * Add dimensions for PCB * Add layer stackup for PCB * Change PCB component origin to match expanded board * Change schematic title to 'TK-1', update release date * mta1-usb-v1-programmer: Add corrected part numbers for OSFC production * Q1, Q2, F1 part subsititutions * add mfr/supplier info for all parts * PCB library: add parts * Rectangular footprint for TK-1 test pads * BOM generation script used for TK-1 and TP-1 releases * TP-1 release * Schematic: Add manufacturer, supplier information for all parts * Schematic: Update name and release date * PCB: Add PCB fabrication information * PCB: Correct pinouts on silkscreen * PCB library: add 'screw' and 'foot' symbols * Screw is a schematic-only part, for including mechanical screws in the BOM * Foot is for self-adhesive rubber mounting feet that can be stuck to the bottom of a PCB * TP-1 release: Add screws, feet to the BOM * Pico library: Add footprint for RPi Pico w/solder paste * TP-1 RevA release updates: * Add fiducials in 3 corners (1mm exposed copper ring w/2mm soldermask opening) * Add solder paste openings to Raspberry Pi Pico pads * TK-1: RevA.1 release * Add two fiducials to TK-1 board * TP-1: Update fuse type to match actual part * Make placement diagrams for TP-1, TK-1 * Update BC-1-xxx footprints to include placement outlines * Update TP-1 PCB with new footprints, clean up top fab layer * Take screenshots of top layers of both boards * tk-1: fix placement footprints * Add pin1 marking for ncp footprint * Add refdes for w25q80 footprint * Update board with new footprints, clear extraneous text on fab layer
511 lines
14 KiB
Plaintext
511 lines
14 KiB
Plaintext
{
|
|
"board": {
|
|
"design_settings": {
|
|
"defaults": {
|
|
"board_outline_line_width": 0.049999999999999996,
|
|
"copper_line_width": 0.19999999999999998,
|
|
"copper_text_italic": false,
|
|
"copper_text_size_h": 1.5,
|
|
"copper_text_size_v": 1.5,
|
|
"copper_text_thickness": 0.3,
|
|
"copper_text_upright": false,
|
|
"courtyard_line_width": 0.049999999999999996,
|
|
"dimension_precision": 4,
|
|
"dimension_units": 3,
|
|
"dimensions": {
|
|
"arrow_length": 1270000,
|
|
"extension_offset": 500000,
|
|
"keep_text_aligned": true,
|
|
"suppress_zeroes": false,
|
|
"text_position": 0,
|
|
"units_format": 1
|
|
},
|
|
"fab_line_width": 0.09999999999999999,
|
|
"fab_text_italic": false,
|
|
"fab_text_size_h": 1.0,
|
|
"fab_text_size_v": 1.0,
|
|
"fab_text_thickness": 0.15,
|
|
"fab_text_upright": false,
|
|
"other_line_width": 0.09999999999999999,
|
|
"other_text_italic": false,
|
|
"other_text_size_h": 1.0,
|
|
"other_text_size_v": 1.0,
|
|
"other_text_thickness": 0.15,
|
|
"other_text_upright": false,
|
|
"pads": {
|
|
"drill": 0.0,
|
|
"height": 1.0,
|
|
"width": 1.0
|
|
},
|
|
"silk_line_width": 0.12,
|
|
"silk_text_italic": false,
|
|
"silk_text_size_h": 1.0,
|
|
"silk_text_size_v": 1.0,
|
|
"silk_text_thickness": 0.15,
|
|
"silk_text_upright": false,
|
|
"zones": {
|
|
"45_degree_only": false,
|
|
"min_clearance": 0.254
|
|
}
|
|
},
|
|
"diff_pair_dimensions": [
|
|
{
|
|
"gap": 0.0,
|
|
"via_gap": 0.0,
|
|
"width": 0.0
|
|
}
|
|
],
|
|
"drc_exclusions": [
|
|
"courtyards_overlap|107049999|97250001|00000000-0000-0000-0000-000061552d25|00000000-0000-0000-0000-0000616f0245",
|
|
"courtyards_overlap|109270001|97320001|00000000-0000-0000-0000-0000616f01e1|00000000-0000-0000-0000-0000616f0245",
|
|
"courtyards_overlap|109270001|97320001|00000000-0000-0000-0000-0000616f01e1|4a367ce3-8651-4767-ac74-4fb0121bdec6",
|
|
"courtyards_overlap|109270001|97320001|00000000-0000-0000-0000-0000616f0245|00000000-0000-0000-0000-0000616f01e1",
|
|
"courtyards_overlap|109270001|97320001|4a367ce3-8651-4767-ac74-4fb0121bdec6|00000000-0000-0000-0000-0000616f01e1",
|
|
"courtyards_overlap|109299999|97349999|00000000-0000-0000-0000-0000616f0245|4a367ce3-8651-4767-ac74-4fb0121bdec6",
|
|
"courtyards_overlap|109493749|93650001|00000000-0000-0000-0000-000061716b1b|4a367ce3-8651-4767-ac74-4fb0121bdec6",
|
|
"courtyards_overlap|109493749|93650001|4a367ce3-8651-4767-ac74-4fb0121bdec6|00000000-0000-0000-0000-000061716b1b",
|
|
"courtyards_overlap|110770001|97320001|00000000-0000-0000-0000-0000615cd24e|4a367ce3-8651-4767-ac74-4fb0121bdec6",
|
|
"courtyards_overlap|110770001|97320001|4a367ce3-8651-4767-ac74-4fb0121bdec6|00000000-0000-0000-0000-0000615cd24e",
|
|
"courtyards_overlap|110973749|93650001|00000000-0000-0000-0000-0000616f4071|4a367ce3-8651-4767-ac74-4fb0121bdec6",
|
|
"courtyards_overlap|110973749|93650001|4a367ce3-8651-4767-ac74-4fb0121bdec6|00000000-0000-0000-0000-0000616f4071",
|
|
"courtyards_overlap|111890001|91740001|00000000-0000-0000-0000-0000615528b5|00000000-0000-0000-0000-00006155291b",
|
|
"courtyards_overlap|113073442|95100000|00000000-0000-0000-0000-000061552d80|4a367ce3-8651-4767-ac74-4fb0121bdec6",
|
|
"courtyards_overlap|113349999|97320001|00000000-0000-0000-0000-0000615cd1d6|4a367ce3-8651-4767-ac74-4fb0121bdec6",
|
|
"courtyards_overlap|113349999|97320001|4a367ce3-8651-4767-ac74-4fb0121bdec6|00000000-0000-0000-0000-0000615cd1d6",
|
|
"courtyards_overlap|115334785|89899999|00000000-0000-0000-0000-0000616eca10|8d578123-6e0e-4e81-b760-55e9c346165f",
|
|
"courtyards_overlap|119129999|89503441|00000000-0000-0000-0000-000061552d80|6642fc52-a8a5-46d7-baa8-3fa36d7485f9",
|
|
"courtyards_overlap|122985323|90699999|00000000-0000-0000-0000-000061552bde|8a425e76-43cc-43f5-a37e-2f5fd65752a7",
|
|
"courtyards_overlap|122985323|90699999|8a425e76-43cc-43f5-a37e-2f5fd65752a7|00000000-0000-0000-0000-000061552bde",
|
|
"courtyards_overlap|123867317|95826121|a9dc0c59-b820-453f-94ad-ca6fe558a198|00000000-0000-0000-0000-000061552d80",
|
|
"courtyards_overlap|125050001|92563069|00000000-0000-0000-0000-000061552981|aff9b94a-3155-4d61-8287-3dc8c06c9c02",
|
|
"courtyards_overlap|125050001|92563069|aff9b94a-3155-4d61-8287-3dc8c06c9c02|00000000-0000-0000-0000-000061552981",
|
|
"courtyards_overlap|125128899|96299999|a9dc0c59-b820-453f-94ad-ca6fe558a198|aff9b94a-3155-4d61-8287-3dc8c06c9c02",
|
|
"silk_over_copper|101399150|99725850|415e16b8-6b2d-45a0-8768-17340423ff22|f7241cad-2f53-4952-a61b-73042c7feb93",
|
|
"silk_over_copper|101399150|99725850|415e16b8-6b2d-45a0-8768-17340423ff22|fe6d9248-0cc4-46a4-ae8e-05e05dd2a86e",
|
|
"silk_overlap|107643750|90560000|43a44da6-8a26-4f6b-bfab-90bd54eff706|3380a407-9e97-471c-8138-3f5ae456a02d",
|
|
"silk_overlap|107643750|90560000|43f30d59-714f-4bad-98a3-5b688f75bff9|3380a407-9e97-471c-8138-3f5ae456a02d",
|
|
"silk_overlap|108525000|93825000|3fde9030-6d4b-46cf-94bc-1e2f098b7b7d|911835c1-7de3-4364-900a-69211931b2f3",
|
|
"silk_overlap|108525000|93825000|e93fedf4-2386-4d73-b28a-1d7d9e9c0354|911835c1-7de3-4364-900a-69211931b2f3"
|
|
],
|
|
"meta": {
|
|
"filename": "board_design_settings.json",
|
|
"version": 2
|
|
},
|
|
"rule_severities": {
|
|
"annular_width": "error",
|
|
"clearance": "error",
|
|
"copper_edge_clearance": "error",
|
|
"courtyards_overlap": "error",
|
|
"diff_pair_gap_out_of_range": "error",
|
|
"diff_pair_uncoupled_length_too_long": "error",
|
|
"drill_out_of_range": "error",
|
|
"duplicate_footprints": "warning",
|
|
"extra_footprint": "warning",
|
|
"footprint_type_mismatch": "error",
|
|
"hole_clearance": "error",
|
|
"hole_near_hole": "error",
|
|
"invalid_outline": "error",
|
|
"item_on_disabled_layer": "error",
|
|
"items_not_allowed": "error",
|
|
"length_out_of_range": "error",
|
|
"malformed_courtyard": "error",
|
|
"microvia_drill_out_of_range": "error",
|
|
"missing_courtyard": "ignore",
|
|
"missing_footprint": "warning",
|
|
"net_conflict": "warning",
|
|
"npth_inside_courtyard": "ignore",
|
|
"padstack": "error",
|
|
"pth_inside_courtyard": "ignore",
|
|
"shorting_items": "error",
|
|
"silk_over_copper": "warning",
|
|
"silk_overlap": "warning",
|
|
"skew_out_of_range": "error",
|
|
"through_hole_pad_without_hole": "error",
|
|
"too_many_vias": "error",
|
|
"track_dangling": "warning",
|
|
"track_width": "error",
|
|
"tracks_crossing": "error",
|
|
"unconnected_items": "error",
|
|
"unresolved_variable": "error",
|
|
"via_dangling": "warning",
|
|
"zone_has_empty_net": "error",
|
|
"zones_intersect": "error"
|
|
},
|
|
"rule_severitieslegacy_courtyards_overlap": true,
|
|
"rule_severitieslegacy_no_courtyard_defined": false,
|
|
"rules": {
|
|
"allow_blind_buried_vias": false,
|
|
"allow_microvias": false,
|
|
"max_error": 0.005,
|
|
"min_clearance": 0.09999999999999999,
|
|
"min_copper_edge_clearance": 0.25,
|
|
"min_hole_clearance": 0.25,
|
|
"min_hole_to_hole": 0.25,
|
|
"min_microvia_diameter": 0.19999999999999998,
|
|
"min_microvia_drill": 0.09999999999999999,
|
|
"min_silk_clearance": 0.0,
|
|
"min_through_hole_diameter": 0.25,
|
|
"min_track_width": 0.125,
|
|
"min_via_annular_width": 0.125,
|
|
"min_via_diameter": 0.6,
|
|
"use_height_for_length_calcs": true
|
|
},
|
|
"track_widths": [
|
|
0.0,
|
|
0.125,
|
|
0.2,
|
|
0.6,
|
|
1.0
|
|
],
|
|
"via_dimensions": [
|
|
{
|
|
"diameter": 0.0,
|
|
"drill": 0.0
|
|
},
|
|
{
|
|
"diameter": 0.6,
|
|
"drill": 0.25
|
|
}
|
|
],
|
|
"zones_allow_external_fillets": false,
|
|
"zones_use_no_outline": true
|
|
},
|
|
"layer_presets": []
|
|
},
|
|
"boards": [],
|
|
"cvpcb": {
|
|
"equivalence_files": []
|
|
},
|
|
"erc": {
|
|
"erc_exclusions": [],
|
|
"meta": {
|
|
"version": 0
|
|
},
|
|
"pin_map": [
|
|
[
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
2,
|
|
0,
|
|
1,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
2,
|
|
2,
|
|
2,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
1,
|
|
0,
|
|
1,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
1,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
1,
|
|
1,
|
|
2,
|
|
1,
|
|
1,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
2
|
|
],
|
|
[
|
|
1,
|
|
1,
|
|
1,
|
|
1,
|
|
1,
|
|
0,
|
|
1,
|
|
1,
|
|
1,
|
|
1,
|
|
1,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
2,
|
|
1,
|
|
2,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
2,
|
|
2,
|
|
2,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
2,
|
|
0,
|
|
1,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
2,
|
|
0,
|
|
0,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
2,
|
|
1,
|
|
1,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
2,
|
|
0,
|
|
0,
|
|
2
|
|
],
|
|
[
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2
|
|
]
|
|
],
|
|
"rule_severities": {
|
|
"bus_definition_conflict": "error",
|
|
"bus_entry_needed": "error",
|
|
"bus_label_syntax": "error",
|
|
"bus_to_bus_conflict": "error",
|
|
"bus_to_net_conflict": "error",
|
|
"different_unit_footprint": "error",
|
|
"different_unit_net": "error",
|
|
"duplicate_reference": "error",
|
|
"duplicate_sheet_names": "error",
|
|
"extra_units": "error",
|
|
"global_label_dangling": "warning",
|
|
"hier_label_mismatch": "error",
|
|
"label_dangling": "error",
|
|
"lib_symbol_issues": "warning",
|
|
"multiple_net_names": "warning",
|
|
"net_not_bus_member": "warning",
|
|
"no_connect_connected": "warning",
|
|
"no_connect_dangling": "warning",
|
|
"pin_not_connected": "error",
|
|
"pin_not_driven": "error",
|
|
"pin_to_pin": "warning",
|
|
"power_pin_not_driven": "error",
|
|
"similar_labels": "warning",
|
|
"unannotated": "error",
|
|
"unit_value_mismatch": "error",
|
|
"unresolved_variable": "error",
|
|
"wire_dangling": "error"
|
|
}
|
|
},
|
|
"libraries": {
|
|
"pinned_footprint_libs": [],
|
|
"pinned_symbol_libs": []
|
|
},
|
|
"meta": {
|
|
"filename": "tk1.kicad_pro",
|
|
"version": 1
|
|
},
|
|
"net_settings": {
|
|
"classes": [
|
|
{
|
|
"bus_width": 12.0,
|
|
"clearance": 0.1,
|
|
"diff_pair_gap": 0.25,
|
|
"diff_pair_via_gap": 0.25,
|
|
"diff_pair_width": 0.2,
|
|
"line_style": 0,
|
|
"microvia_diameter": 0.3,
|
|
"microvia_drill": 0.1,
|
|
"name": "Default",
|
|
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
|
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
|
"track_width": 0.1,
|
|
"via_diameter": 0.6,
|
|
"via_drill": 0.25,
|
|
"wire_width": 6.0
|
|
},
|
|
{
|
|
"bus_width": 12.0,
|
|
"clearance": 0.1,
|
|
"diff_pair_gap": 0.25,
|
|
"diff_pair_via_gap": 0.25,
|
|
"diff_pair_width": 0.2,
|
|
"line_style": 0,
|
|
"microvia_diameter": 0.3,
|
|
"microvia_drill": 0.1,
|
|
"name": "power",
|
|
"nets": [
|
|
"+1V2",
|
|
"+2V5",
|
|
"+3V3",
|
|
"+5V",
|
|
"/Application FPGA/APP_+1.2_PLL",
|
|
"GND"
|
|
],
|
|
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
|
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
|
"track_width": 0.2,
|
|
"via_diameter": 0.6,
|
|
"via_drill": 0.25,
|
|
"wire_width": 6.0
|
|
}
|
|
],
|
|
"meta": {
|
|
"version": 2
|
|
},
|
|
"net_colors": null
|
|
},
|
|
"pcbnew": {
|
|
"last_paths": {
|
|
"gencad": "",
|
|
"idf": "",
|
|
"netlist": "../../../../../../../../../Desktop/mta1_signer_pmod.net",
|
|
"specctra_dsn": "",
|
|
"step": "tk1.step",
|
|
"vrml": ""
|
|
},
|
|
"page_layout_descr_file": ""
|
|
},
|
|
"schematic": {
|
|
"annotate_start_num": 0,
|
|
"drawing": {
|
|
"default_line_thickness": 6.0,
|
|
"default_text_size": 50.0,
|
|
"field_names": [],
|
|
"intersheets_ref_own_page": false,
|
|
"intersheets_ref_prefix": "",
|
|
"intersheets_ref_short": false,
|
|
"intersheets_ref_show": false,
|
|
"intersheets_ref_suffix": "",
|
|
"junction_size_choice": 3,
|
|
"label_size_ratio": 0.25,
|
|
"pin_symbol_size": 0.0,
|
|
"text_offset_ratio": 0.08
|
|
},
|
|
"legacy_lib_dir": "",
|
|
"legacy_lib_list": [],
|
|
"meta": {
|
|
"version": 1
|
|
},
|
|
"net_format_name": "Pcbnew",
|
|
"ngspice": {
|
|
"fix_include_paths": true,
|
|
"fix_passive_vals": false,
|
|
"meta": {
|
|
"version": 0
|
|
},
|
|
"model_mode": 0,
|
|
"workbook_filename": ""
|
|
},
|
|
"page_layout_descr_file": "C:\\Users\\matt\\Other-Repos\\tillitis-key1\\hw\\boards\\mta1-library\\CERN_OHL_S_drawing_sheet.kicad_wks",
|
|
"plot_directory": "./",
|
|
"spice_adjust_passive_values": false,
|
|
"spice_external_command": "spice \"%I\"",
|
|
"subpart_first_id": 65,
|
|
"subpart_id_separator": 0
|
|
},
|
|
"sheets": [
|
|
[
|
|
"8fc062a7-114d-48eb-a8f8-71128838f380",
|
|
""
|
|
],
|
|
[
|
|
"00000000-0000-0000-0000-0000611cc101",
|
|
"Application FPGA"
|
|
],
|
|
[
|
|
"00000000-0000-0000-0000-00006161400b",
|
|
"USB to Serial converter"
|
|
],
|
|
[
|
|
"00000000-0000-0000-0000-0000611a4eb9",
|
|
"Power Supply"
|
|
]
|
|
],
|
|
"text_variables": {}
|
|
}
|