mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2024-12-27 08:29:40 -05:00
6bdedf4f86
Remove redundant timer state. This fixes a bug where the timer misses a clock cycle every time the prescaler counter reaches 1. This means if one uses a large prescaler, like 18E6, it is barely noticeable, but if one have a low prescaler and a high timer value it becomes significant. This also yields the running_* registers redundant, which are removed. Add clarity to the readme. Update the timer to default to values of one, for prescaler and timer count.
2 lines
87 B
Plaintext
2 lines
87 B
Plaintext
2a3928e8587c8d5d7eca6048c6448dc1d16d52a9a25d3ca5026bec3e7fb14ef3 application_fpga.bin
|