mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-07-14 02:39:28 -04:00
![]() - Add CTS signals let the FPGA and CH552 signal each other that it is OK send UART data. - Update the CH552 rx and frame handling logic. - Fix minor spelling errors and indentation |
||
---|---|---|
.. | ||
ch552_fw |