Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2024-12-26 16:09:42 -05:00
Code Issues Packages Projects Releases Wiki Activity
b4c525695a
tillitis-key/hw/application_fpga
History
dehanj b4c525695a
Remove redundant RAM address and data scrambling 
The RAM address and data scrambling API was called twice, once before filling
RAM with random values, and once after. Since moving to a significantly
better PRNG (xorwow) this is now deemed unnecessary. See issue #225.

This changes both FPGA and firmware hashes.
2024-06-13 12:54:47 +02:00
..
core Adding testbench and simulation targets for the SPI master. 2024-06-11 15:28:29 +02:00
data A construction of a minimal SPI master. 2024-06-11 15:28:29 +02:00
fw Remove redundant RAM address and data scrambling 2024-06-13 12:54:47 +02:00
rtl A construction of a minimal SPI master. 2024-06-11 15:28:29 +02:00
tb Rename to TK1 2022-10-26 09:20:02 +02:00
tools hw/tool: UDI/UDS storage 2024-04-03 11:27:00 +02:00
application_fpga.bin.sha256 Remove redundant RAM address and data scrambling 2024-06-13 12:54:47 +02:00
config.vlt Config verilator lint to ignore known 3rd-party warnings; let warnings be fatal 2023-03-01 13:37:31 +01:00
firmware.bin.sha512 Remove redundant RAM address and data scrambling 2024-06-13 12:54:47 +02:00
Makefile A construction of a minimal SPI master. 2024-06-11 15:28:29 +02:00