mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-11-29 11:46:57 -05:00
Remove redundant timer state. This fixes a bug where the timer misses a clock cycle every time the prescaler counter reaches 1. This means if one uses a large prescaler, like 18E6, it is barely noticeable, but if one have a low prescaler and a high timer value it becomes significant. This also yields the running_* registers redundant, which are removed. Add clarity to the readme. Update the timer to default to values of one, for prescaler and timer count. |
||
|---|---|---|
| .. | ||
| application_fpga | ||
| usb_interface/ch552_fw | ||