mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-03-13 02:26:49 -04:00
5535323b06
A proof-of-concept of enabling PicoRV32 interrupts. Two interrupt
sources, which can be triggered by writes to memory addresses, are
added. The design has only been simulated, not run on hardware.
Synthesis:
Ice40 LC utilization is 93% (4934/5280) when built using tkey-builder:4
Simulation:
A `tb_application_fpga_irqpoc` target is added. Running `make
tb_application_fpga_irqpoc` creates `tb_application_fpga_sim.fst` which
can be inspected in GTKWave or Surfer.
Firmware:
A simple firmware is added in `fw/irqpoc`. It enables both interrupts
and triggers each interrupt once.
Custom PicoRV32 instructions are located in `custom_ops.S`. It is
imported from upstream PicoRV32 commit:
70f3c33ac8
113 lines
3.5 KiB
Verilog
113 lines
3.5 KiB
Verilog
//======================================================================
|
|
//
|
|
// tb_application_fpga_sim.v
|
|
// -------------------------
|
|
// Top level module of the application_fpga.
|
|
// The design exposes a UART interface to allow a host to
|
|
// send commands and receive responses as needed load, execute and
|
|
// communicate with applications.
|
|
//
|
|
//
|
|
// Copyright (C) 2022 - Tillitis AB
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
|
//
|
|
//======================================================================
|
|
|
|
`timescale 1ns / 1ns
|
|
|
|
module tb_application_fpga_sim ();
|
|
|
|
//----------------------------------------------------------------
|
|
// Internal constant and parameter definitions.
|
|
//----------------------------------------------------------------
|
|
parameter CLK_HALF_PERIOD = 1;
|
|
parameter CLK_PERIOD = 2 * CLK_HALF_PERIOD;
|
|
|
|
//----------------------------------------------------------------
|
|
// Register and Wire declarations.
|
|
//----------------------------------------------------------------
|
|
reg tb_clk = 0;
|
|
wire tb_interface_rx;
|
|
reg tb_interface_tx = 1'h1; // Set to 1 to simulate inactive UART
|
|
wire tb_spi_ss;
|
|
wire tb_spi_sck;
|
|
wire tb_spi_mosi;
|
|
reg tb_spi_miso;
|
|
reg tb_touch_event;
|
|
reg tb_app_gpio1;
|
|
reg tb_app_gpio2;
|
|
wire tb_app_gpio3;
|
|
wire tb_app_gpio4;
|
|
wire tb_led_r;
|
|
wire tb_led_g;
|
|
wire tb_led_b;
|
|
|
|
//----------------------------------------------------------------
|
|
// Device Under Test.
|
|
//----------------------------------------------------------------
|
|
application_fpga_sim dut (
|
|
.clk(tb_clk),
|
|
.interface_rx(tb_interface_rx),
|
|
.interface_tx(tb_interface_tx),
|
|
.spi_ss(tb_spi_ss),
|
|
.spi_sck(tb_spi_sck),
|
|
.spi_mosi(tb_spi_mosi),
|
|
.spi_miso(tb_spi_miso),
|
|
.touch_event(tb_touch_event),
|
|
.app_gpio1(tb_app_gpio1),
|
|
.app_gpio2(tb_app_gpio2),
|
|
.app_gpio3(tb_app_gpio3),
|
|
.app_gpio4(tb_app_gpio4),
|
|
.led_r(tb_led_r),
|
|
.led_g(tb_led_g),
|
|
.led_b(tb_led_b)
|
|
);
|
|
|
|
//----------------------------------------------------------------
|
|
// clk_gen
|
|
//
|
|
// Always running clock generator process.
|
|
//----------------------------------------------------------------
|
|
always begin : clk_gen
|
|
#CLK_HALF_PERIOD;
|
|
tb_clk = !tb_clk;
|
|
end // clk_gen
|
|
|
|
//----------------------------------------------------------------
|
|
// finish
|
|
//
|
|
// End simulation
|
|
//----------------------------------------------------------------
|
|
initial begin
|
|
// End simulation after XXX time units (set by timescale)
|
|
#700;
|
|
$display("TIMEOUT");
|
|
$finish;
|
|
end
|
|
|
|
//----------------------------------------------------------------
|
|
// Fill memories with data
|
|
//----------------------------------------------------------------
|
|
initial begin
|
|
$readmemh("tb/output_spram0.hex", dut.ram_inst.spram0.mem);
|
|
$readmemh("tb/output_spram1.hex", dut.ram_inst.spram1.mem);
|
|
$readmemh("tb/output_spram2.hex", dut.ram_inst.spram2.mem);
|
|
$readmemh("tb/output_spram3.hex", dut.ram_inst.spram3.mem);
|
|
end
|
|
|
|
//----------------------------------------------------------------
|
|
// dumpfile
|
|
//
|
|
// Save waveform file
|
|
//----------------------------------------------------------------
|
|
initial begin
|
|
$dumpfile("tb_application_fpga_sim.fst");
|
|
$dumpvars(0, tb_application_fpga_sim);
|
|
end
|
|
|
|
endmodule // tb_application_fpga_sim
|
|
|
|
//======================================================================
|
|
// EOF tb_application_fpga_sim.v
|
|
//======================================================================
|