tillitis-key/hw/application_fpga/core/trng/tb
Joachim Strömbergson 361381210e
Add an initial testcase. Hard to simulate entropy
Signed-off-by: Joachim Strömbergson <joachim@assured.se>
2023-07-04 09:04:28 +02:00
..
SB_LUT4.v Add Makefile, testbench and support module needed to build som target 2023-07-04 09:04:28 +02:00
tb_trng.v Add an initial testcase. Hard to simulate entropy 2023-07-04 09:04:28 +02:00