Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2025-02-25 17:11:20 -05:00
Code Issues Packages Projects Releases Wiki Activity
tillitis-key/hw/application_fpga/core/tk1
History
Joachim Strömbergson 480f4e3d45
Add test6: Test that RAM ASLR and SCRAMBLE registers can be set by fw 
Signed-off-by: Joachim Strömbergson <joachim@assured.se>
2023-07-04 09:04:27 +02:00
..
rtl
Update fw ram last address to match new mem size
2023-03-08 13:31:45 +01:00
tb
Add test6: Test that RAM ASLR and SCRAMBLE registers can be set by fw
2023-07-04 09:04:27 +02:00
toolruns
Add UDI used during simulation
2023-07-04 09:04:26 +02:00
README.md
Clarify the purpose and functionality of the tk1 core
2023-03-07 08:20:18 +01:00

README.md

tk1

Introduction

The tk1 core provides design informantion as well as control of TKey specific functionlity such as execution mode, SW controlled stack protection, memory scrambling, handling of illegal instructions.