mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-02-10 20:08:33 -05:00
![Jonas Thörnblad](/assets/img/avatar_default.png)
- Add CTS signals let the FPGA and CH552 signal each other that it is OK send UART data. - Update the CH552 rx and frame handling logic. - Fix minor spelling errors and indentation