mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-05-02 06:06:24 -04:00
ab4ef5fdf9
Add incoming and outgoing CTS (Clear To Send) signals for the FPGA to let the CH552 and FPGA signal each other that it is OK to send UART data. The CTS signals indicate "OK to send" if high. If an incoming CTS signal goes low, the receiver of that signal should immediatly stop sending UART data. |
||
|---|---|---|
| .. | ||
| application_fpga_mta1_usb_dev.pcf | ||
| application_fpga_tk1.pcf | ||
| udi.hex | ||
| uds.hex | ||