Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2024-12-20 21:34:28 -05:00
Code Issues Packages Projects Releases Wiki Activity
1661ac20d4
tillitis-key/hw/application_fpga/core/uart
History
Daniel Lublin 675fa1087f
Raise bps to 62500
2022-10-21 14:10:41 +02:00
..
rtl Raise bps to 62500 2022-10-21 14:10:41 +02:00
tb Make initial public release 2022-09-19 08:51:11 +02:00
LICENSE Make initial public release 2022-09-19 08:51:11 +02:00
README.md Make initial public release 2022-09-19 08:51:11 +02:00

README.md

uart

A simple universal asynchronous receiver/transmitter (UART) core implemented in Verilog.

Status

The core is completed and has been used in several FPGA designs.