tillitis-key/hw/application_fpga/core/uart
2022-10-28 13:12:47 +02:00
..
rtl Cleanup, and use fifo_empty to indicate data available 2022-10-28 13:12:47 +02:00
tb Make initial public release 2022-09-19 08:51:11 +02:00
LICENSE Make initial public release 2022-09-19 08:51:11 +02:00
README.md Make initial public release 2022-09-19 08:51:11 +02:00

uart

A simple universal asynchronous receiver/transmitter (UART) core implemented in Verilog.

Status

The core is completed and has been used in several FPGA designs.