

Application FPGA



File: application_fpga.kicad_sch

Interface FPGA



File: interface_fpga.kicad_sch

Power Supply



File: powersupply.kicad_sch

Programming Interface



File: programming_interface.kicad_sch

- H1 MountingHole
- H2 MountingHole
- H3 MountingHole
- H4 MountingHole

Copyright Tillitis AB 2022

This document describes Open Hardware and is licensed under the CERN-OHL-S v2.

You may redistribute and modify this source and make products using it under the terms of the CERN-OHL-S v2 (https://ohwr.org/cern_ohl_s_v2.txt).

This source is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Sheet: /
File: mta1_usb_dev.kicad_sch









Title: MTA1-USB-DEV

Size: A4 Date: 2021-09-29

KiCad E.D.A. kicad (6.0.4)

Rev: 1

Id: 1/5



Copyright Tillitis AB 2022

This document describes Open Hardware and is licensed under the CERN-OHL-S v2.









You may redistribute and modify this source and make products using it under the terms of the CERN-OHL-S v2 (https://ohwr.org/cern_ohl_s_v2.txt).

This source is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Sheet: /Application FPGA/
File: application_fpga.kicad_sch

Title: Application FPGA

Size: A4	Date: 2021-09-29	Rev: 1
KiCad E.D.A. kicad (6.0.4)		Id: 2/5



Copyright Tilltis AB 2022

This document describes Open Hardware and is licensed under the CERN-OHL-S v2.







You may redistribute and modify this source and make products using it under the terms of the CERN-OHL-S v2 (https://ohwr.org/cern_ohl_s_v2.txt).

This source is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Sheet: /Interface FPGA/
File: interface_fpga.kicad_sch

Title: Interface FPGA

Size: A4	Date: 2021-09-29	Rev: 1
KiCad E.D.A. kicad (6.0.4)		Id: 3/5




From the Lattice documentation:

4.5. Power-up Supply Sequence

It is recommended to bring up the power supplies in the following order. Note that there is no specified timing delay between the power supplies, however, there is a requirement for each supply to reach a level of 0.5 V, or higher, before any subsequent power supplies in the sequence are applied.

- VCC and VCCPLL should be the first two supplies to be applied. Note that these two supplies can be tied together subject to the recommendation to include a RC-based noise filter on the VCCPLL. Refer to ICE40 Hardware Checklist (FPGA-TN-02006).
- SPI_VCCIO1 should be the next supply, and can be applied any time after the previous supplies (Vcc and VCCPLL) have reached as level of 0.5 V or higher.
- VPP_2V5 should be the next supply, and can be applied any time after previous supplies (Vcc, VCCPLL and SPI_VCCIO1) have reached a level of 0.5 V or higher.
- Other Supplies (VCCIO0 and VCCIO2) do not affect device power-up functionality, and they can be applied any time after the initial power supplies (Vcc and VCCPLL) have reached a level of 0.5 V or greater. There is no power down sequence required. However, when partial power supplies are powered down, it is required the above sequence to be followed when these supplies are re-powered up again.

Desired power sequence (iCE40 UltraPlus Family Data Sheet section 4.5)



VCC, VPLL (1.2V)
 SPI_VCCIO1 (3.3V) Also VCCIO0, VCCIO2
 VPP_2V5 (2.5V)
 CRESET_B (internally generated)

Power-on sequence:

- External power (3.3V_IN) is applied.
- U2 (1.2V regulator) turns on.
- Once 1.2V output is stable, U1 releases its PG output, allowing VCC_OK to go high.
- U9 (3.3V regulator) turns on.
- Once the 3.3V output is stable, U9 releases its PG output, allowing SPI_VCC_OK to go high.
- U31(2.5V regulator) turns on.
- After a short time, the internal POR circuit in the ICE40 allows it to boot.

Copyright Tillitis AB 2022

This document describes Open Hardware and is licensed under the CERN-OHL-S v2.

You may redistribute and modify this source and make products using it under the terms of the CERN-OHL-S v2 (https://ohwr.org/cern_ohL_s_v2.txt).

This source is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Designed by:



Sheet: /Power Supply/
 File: powersupply.kicad_sch

Title: Power Supply


Size: A4 Date: 2021-09-29

KiCad E.D.A. kicad (6.0.4)

Rev: 1

Id: 4/5

FPGA programming interface



Note: FTDI pins chosen to match iceprog defaults

Copyright Tillitis AB 2022

This document describes Open Hardware and is licensed under the CERN-OHL-S v2.

You may redistribute and modify this source and make products using it under the terms of the CERN-OHL-S v2 (https://ohwr.org/cern_ohl_s_v2.txt).

This source is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Sheet: /Programming Interface/
File: programming_interface.kicad_sch

Title:

Size: A4 Date: 2021-09-29

KiCad E.D.A. kicad (6.0.4)

Rev: 1

Id: 5/5