Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2025-08-05 21:24:11 -04:00
Code Issues Projects Releases Packages Wiki Activity

fpga: Add stateful access control

Browse source 
Add access stateful control register that toggles if access to a
      resources is granted based on if code is excuted from ROM or RAM.
      The register is used to enable or block access to SPI but
      potentially other HW resources.

Signed-off-by: Joachim Strömbergson <joachim@assured.se>
This commit is contained in:
Joachim Strömbergson 2024-07-09 12:58:45 +02:00 • committed by Daniel Jobson
parent c6abfbcc59
commit fbd1620891
No known key found for this signature in database
GPG key ID: 3707A9DBF4BB8F1A
2 changed files with 33 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

3
hw/application_fpga/rtl/application_fpga.v
View file

@ -321,6 +321,9 @@ module application_fpga(
.cpu_trap(cpu_trap),
.force_trap(force_trap),
.ram_access(ram_cs),
.rom_access(rom_cs),
.ram_aslr(ram_aslr),
.ram_scramble(ram_scramble),