mirror of
https://github.com/tillitis/tillitis-key1.git
synced 2025-08-06 05:34:25 -04:00
Add complete checks for invalid memory accesses
Also fix two typos for memory ranges that fortunately have no impact on functionality.
This commit is contained in:
parent
66888a3756
commit
e7531dab7c
7 changed files with 71 additions and 9 deletions
|
@ -406,7 +406,7 @@ module application_fpga_sim (
|
|||
|
||||
ram_cs = 1'h0;
|
||||
ram_we = 4'h0;
|
||||
ram_address = cpu_addr[17 : 2];
|
||||
ram_address = cpu_addr[16 : 2];
|
||||
ram_write_data = cpu_wdata;
|
||||
|
||||
fw_ram_cs = 1'h0;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue