Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2025-08-19 03:37:57 -04:00
Code Issues Projects Releases Packages Wiki Activity

Explicity make uart_core.rx_data a wire (#140)

Browse source
This commit is contained in:
blaufish 2023-08-16 10:43:04 +02:00 • committed by GitHub
parent 1ab36c7c83
commit cced6aec31
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
hw/application_fpga/core/uart/rtl/uart_core.v
View file

@ -61,7 +61,7 @@ module uart_core(
// Internal receive interface. // Internal receive interface.
output wire rxd_syn, output wire rxd_syn,
output [7 : 0] rxd_data, output wire [7 : 0] rxd_data,
input wire rxd_ack, input wire rxd_ack,
// Internal transmit interface. // Internal transmit interface.