Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2024-10-01 01:45:38 -04:00
Code Issues Packages Projects Releases Wiki Activity

FPGA: Ignore warnings about blocking assignment in clocked processes

Browse Source 
Signed-off-by: Joachim Strömbergson <joachim@assured.se>
This commit is contained in:
Joachim Strömbergson 2024-06-17 13:22:19 +02:00 committed by dehanj
parent 5d0358dd2f
commit bb4469ffda
No known key found for this signature in database
GPG Key ID: 3707A9DBF4BB8F1A
1 changed files with 18 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
hw/application_fpga/core/picorv32/rtl/picorv32.v
View File

@ -1407,9 +1407,11 @@ module picorv32 #(
trap <= 0; trap <= 0;
reg_sh <= 'bx; reg_sh <= 'bx;
reg_out <= 'bx; reg_out <= 'bx;
// verilator lint_off BLKSEQ
set_mem_do_rinst = 0; set_mem_do_rinst = 0;
set_mem_do_rdata = 0; set_mem_do_rdata = 0;
set_mem_do_wdata = 0; set_mem_do_wdata = 0;
// verilator lint_on BLKSEQ
alu_out_0_q <= alu_out_0; alu_out_0_q <= alu_out_0;
alu_out_q <= alu_out; alu_out_q <= alu_out;
@ -1441,7 +1443,9 @@ module picorv32 #(
count_instr <= 'bx; count_instr <= 'bx;
end end
// verilator lint_off BLKSEQ
next_irq_pending = ENABLE_IRQ ? irq_pending & LATCHED_IRQ : 'bx; next_irq_pending = ENABLE_IRQ ? irq_pending & LATCHED_IRQ : 'bx;
// verilator lint_on BLKSEQ
if (ENABLE_IRQ && ENABLE_IRQ_TIMER && timer) begin if (ENABLE_IRQ && ENABLE_IRQ_TIMER && timer) begin
timer <= timer - 1; timer <= timer - 1;
@ -1475,7 +1479,9 @@ module picorv32 #(
irq_active <= 0; irq_active <= 0;
irq_delay <= 0; irq_delay <= 0;
irq_mask <= ~0; irq_mask <= ~0;
// verilator lint_off BLKSEQ
next_irq_pending = 0; next_irq_pending = 0;
// verilator lint_on BLKSEQ
irq_state <= 0; irq_state <= 0;
eoi <= 0; eoi <= 0;
timer <= 0; timer <= 0;
@ -1496,12 +1502,16 @@ module picorv32 #(
mem_do_rinst <= !decoder_trigger && !do_waitirq; mem_do_rinst <= !decoder_trigger && !do_waitirq;
mem_wordsize <= 0; mem_wordsize <= 0;
// verilator lint_off BLKSEQ
current_pc = reg_next_pc; current_pc = reg_next_pc;
// verilator lint_on BLKSEQ
(* parallel_case *) (* parallel_case *)
case (1'b1) case (1'b1)
latched_branch: begin latched_branch: begin
// verilator lint_off BLKSEQ
current_pc = latched_store ? (latched_stalu ? alu_out_q : reg_out) & ~1 : reg_next_pc; current_pc = latched_store ? (latched_stalu ? alu_out_q : reg_out) & ~1 : reg_next_pc;
// verilator lint_on BLKSEQ
`debug($display("ST_RD: %2d 0x%08x, BRANCH 0x%08x", latched_rd, reg_pc + (latched_compr ? 2 : 4), current_pc);) `debug($display("ST_RD: %2d 0x%08x, BRANCH 0x%08x", latched_rd, reg_pc + (latched_compr ? 2 : 4), current_pc);)
end end
latched_store && !latched_branch: begin latched_store && !latched_branch: begin
@ -1820,7 +1830,9 @@ module picorv32 #(
cpu_state <= cpu_state_fetch; cpu_state <= cpu_state_fetch;
if (TWO_CYCLE_COMPARE ? alu_out_0_q : alu_out_0) begin if (TWO_CYCLE_COMPARE ? alu_out_0_q : alu_out_0) begin
decoder_trigger <= 0; decoder_trigger <= 0;
// verilator lint_off BLKSEQ
set_mem_do_rinst = 1; set_mem_do_rinst = 1;
// verilator lint_on BLKSEQ
end end
end else begin end else begin
latched_branch <= instr_jalr; latched_branch <= instr_jalr;
@ -1871,7 +1883,9 @@ module picorv32 #(
trace_data <= (irq_active ? TRACE_IRQ : 0) | TRACE_ADDR | ((reg_op1 + decoded_imm) & 32'hffffffff); trace_data <= (irq_active ? TRACE_IRQ : 0) | TRACE_ADDR | ((reg_op1 + decoded_imm) & 32'hffffffff);
end end
reg_op1 <= reg_op1 + decoded_imm; reg_op1 <= reg_op1 + decoded_imm;
// verilator lint_off BLKSEQ
set_mem_do_wdata = 1; set_mem_do_wdata = 1;
// verilator lint_on BLKSEQ
end end
if (!mem_do_prefetch && mem_done) begin if (!mem_do_prefetch && mem_done) begin
cpu_state <= cpu_state_fetch; cpu_state <= cpu_state_fetch;
@ -1899,7 +1913,9 @@ module picorv32 #(
trace_data <= (irq_active ? TRACE_IRQ : 0) | TRACE_ADDR | ((reg_op1 + decoded_imm) & 32'hffffffff); trace_data <= (irq_active ? TRACE_IRQ : 0) | TRACE_ADDR | ((reg_op1 + decoded_imm) & 32'hffffffff);
end end
reg_op1 <= reg_op1 + decoded_imm; reg_op1 <= reg_op1 + decoded_imm;
// verilator lint_off BLKSEQ
set_mem_do_rdata = 1; set_mem_do_rdata = 1;
// verilator lint_on BLKSEQ
end end
if (!mem_do_prefetch && mem_done) begin if (!mem_do_prefetch && mem_done) begin
(* parallel_case, full_case *) (* parallel_case, full_case *)
@ -1975,7 +1991,9 @@ module picorv32 #(
reg_next_pc[1:0] <= 0; reg_next_pc[1:0] <= 0;
end end
end end
// verilator lint_off BLKSEQ
current_pc = 'bx; current_pc = 'bx;
// verilator lint_on BLKSEQ
end end
`ifdef RISCV_FORMAL `ifdef RISCV_FORMAL