Git-Mirrors/tillitis-key
1
0
Fork 0
mirror of https://github.com/tillitis/tillitis-key1.git synced 2024-10-01 01:45:38 -04:00
Code Issues Packages Projects Releases Wiki Activity

Log stdout/stderr from yosys and nextpnr-ice40

Browse Source
This commit is contained in:
Jonas Thörnblad 2024-08-28 14:12:10 +02:00
parent 7f93b7817b
commit b8f22a9810
No known key found for this signature in database
GPG Key ID: 2D318AD00A326F95
2 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
.gitignore vendored
View File

@ -28,14 +28,17 @@
/testbench_verilator* /testbench_verilator*
/check.smt2 /check.smt2
/check.vcd /check.vcd
synth.json
synth.log synth.log
synth.txt
synth.v synth.v
application_fpga_par.json
application_fpga_par.txt
*.o *.o
*.asc *.asc
*.bin *.bin
*.elf *.elf
*.map *.map
synth.*
*.tmp *.tmp
*.hex *.hex
!uds.hex !uds.hex
@ -61,5 +64,4 @@ fp-info-cache
*.dsn *.dsn
*.ses *.ses
__pycache__ __pycache__
application_fpga_par.json
MEM.TXT MEM.TXT

8
hw/application_fpga/Makefile
View File

@ -257,11 +257,11 @@ synth.json: $(FPGA_SRC) $(VERILOG_SRCS) bram_fw.hex $(P)/data/uds.hex $(P)/data/
$(YOSYS_PATH)yosys -v3 -l synth.log $(YOSYS_FLAG) -DBRAM_FW_SIZE=$(BRAM_FW_SIZE) \ $(YOSYS_PATH)yosys -v3 -l synth.log $(YOSYS_FLAG) -DBRAM_FW_SIZE=$(BRAM_FW_SIZE) \
-DFIRMWARE_HEX=\"$(P)/bram_fw.hex\" \ -DFIRMWARE_HEX=\"$(P)/bram_fw.hex\" \
-p 'synth_ice40 -dsp -top application_fpga -json $@; write_verilog -attr2comment synth.v' \ -p 'synth_ice40 -dsp -top application_fpga -json $@; write_verilog -attr2comment synth.v' \
$(filter %.v, $^) $(filter %.v, $^) |& tee $(patsubst %.json,%,$@).txt
application_fpga_par.json: synth.json $(P)/data/$(PIN_FILE) application_fpga_par.json: synth.json $(P)/data/$(PIN_FILE)
$(NEXTPNR_PATH)nextpnr-ice40 --freq $(TARGET_FREQ) --ignore-loops --up5k --package sg48 --json $< \ $(NEXTPNR_PATH)nextpnr-ice40 --freq $(TARGET_FREQ) --ignore-loops --up5k --package sg48 --json $< \
--pcf $(P)/data/$(PIN_FILE) --write $@ --pcf $(P)/data/$(PIN_FILE) --write $@ |& tee $(patsubst %.json,%,$@).txt
application_fpga.asc: application_fpga_par.json $(P)/data/uds.hex $(P)/data/udi.hex application_fpga.asc: application_fpga_par.json $(P)/data/uds.hex $(P)/data/udi.hex
UDS_HEX="$(P)/data/uds.hex" UDI_HEX="$(P)/data/udi.hex" OUT_ASC=$@ $(NEXTPNR_PATH)nextpnr-ice40 --up5k --package sg48 --ignore-loops --json $< --run tools/patch_uds_udi.py UDS_HEX="$(P)/data/uds.hex" UDI_HEX="$(P)/data/udi.hex" OUT_ASC=$@ $(NEXTPNR_PATH)nextpnr-ice40 --up5k --package sg48 --ignore-loops --json $< --run tools/patch_uds_udi.py
@ -344,9 +344,9 @@ view: tb_application_fpga_vcd
#------------------------------------------------------------------- #-------------------------------------------------------------------
clean: clean_fw clean: clean_fw
rm -f bram_fw.hex rm -f bram_fw.hex
rm -f synth.{log,v,json} route.v application_fpga.{asc,bin,vcd} application_fpga_testfw.bin rm -f synth.{log,v,json,txt} route.v application_fpga.{asc,bin,vcd} application_fpga_testfw.bin
rm -f tb_application_fpga.vvp synth_tb.vvp route_tb.vvp rm -f tb_application_fpga.vvp synth_tb.vvp route_tb.vvp
rm -f application_fpga_par.json rm -f application_fpga_par.{json,txt}
rm -f *.vcd rm -f *.vcd
rm -f lint_issues.txt rm -f lint_issues.txt
rm -rf verilated rm -rf verilated